Supermicro X11DPX-T User Manual page 83

Table of Contents

Advertisement

CPU C State Control
Autonomous Core C-State
Use this feature to enable the autonomous core C-State control. The options are Dis-
able and Enable.
CPU C6 report
Select Enable to allow the BIOS to report the CPU C6 State (ACPI C3) to the operating
system. During the CPU C6 State, the power to all cache is turned off. The options are
Disable, Enable, and Auto.
Enhanced Halt State (C1E)
Select Enable to use Enhanced Halt-State technology, which will significantly reduce
the CPU's power consumption by reducing the CPU's clock cycle and voltage during a
Halt-state. The options are Disable and Enable.
Package C State Control
Package C State
This feature allows the user to set the limit on the C-State package register. The options
are C0/C1 state, C2 state, C6 (non Retention) state, C6 (Retention) state, No Limit, and
Auto.
CPU T State Control
Software Controlled T-States
This feature enables the software controlled T-States support. The options are Disable
and Enable
Chipset Configuration
Warning: Setting the wrong values in the following features may cause the system to malfunc-
tion.
North Bridge
This feature allows the user to configure the following North Bridge settings.
83
Chapter 4: UEFI BIOS

Advertisement

Table of Contents
loading

Table of Contents