Embedded Platform Debug - Intel S1200SPL Technical Spesification

S1200sp family
Table of Contents

Advertisement

Intel® Server Board S1200SP Family Technical Product Specification
Note that the chassis ID will turn on because of the original chassis ID button press and will reflect in
-
the Virtual Front Panel after VFP sync with BMC. Virtual Front Panel will not reflect the chassis LED
software blinking from the software command as there is no mechanism to get the chassis ID Led
status.
Only Infinite chassis ID ON/OFF from the software command will reflect in EWS during automatic
-
/manual EWS sync up with BMC.
Virtual Front Panel help is available for virtual panel module.
At present, NMI button in VFP is disabled. It can be used in future.

6.11.15 Embedded Platform Debug

The Embedded Platform Debug feature supports capturing low-level diagnostic data (applicable MSRs, PCI
config-space registers, and so on). This feature allows a user to export this data into a file that is retrievable
from the embedded web GUI, as well as through host and remote IPMI methods, for the purpose of sending
to an Intel engineer for an enhanced debugging capability. The files are compressed, encrypted, and password
protected. The file is not meant to be viewable by the end user but rather to provide additional debugging
capability to an Intel support engineer.
A list of data that may be captured using this feature includes but is not limited to:
Platform sensor readings – This includes all readable sensors that can be accessed by the BMC FW and
have associated SDRs populated in the SDR repository. This does not include any event-only sensors. (All
BIOS sensors and some BMC and ME sensors are event-only; meaning that they are not readable using an
IPMI Get Sensor Reading command but rather are used just for event logging purposes).
SEL – The current SEL contents are saved in both hexadecimal and text format.
CPU/memory register data – Useful for diagnosing the cause of the following system errors: CATERR,
ERR[2], SMI timeout, PERR, and SERR. The debug data is saved and time stamped for the last 3 occurrences
of the error conditions.
First 256 byte of PCI configuration space and the advanced error reporting registers
-
Processor Machine Check Architecture registers
-
Integrated Memory Controller (iMC) Machine Check Architecture registers
-
Integrated I/O (IIO) Global error registers
-
BMC configuration data
BMC FW debug log (that is, SysLog) – Captures FW debug messages.
-
Non-volatile storage of captured data – Some of the captured data is stored persistently in the BMC's
-
non-volatile flash memory and preserved across AC power cycles. Due to size limitations of the BMC's
flash memory, it is not feasible to store all of the data persistently.
SMBIOS table data – The entire SMBIOS table is captured from the last boot.
PCI configuration data for on-board devices and add-in cards – The first 256 bytes of PCI configuration
data is captured for each device for each boot.
Power supplies debug capability
Capture of power supply black box data and power supply asset information –Power supply vendors
-
are adding the capability to store debug data within the power supply itself. The platform debug
feature provides a means to capture this data for each installed power supply. The data can be
analyzed by Intel® for failure analysis and possibly provided to the power supply vendor as well. The
BMC gets this data from the power supplied from the PMBus* manufacturer-specific commands.
Storage of system identification in power supply – The BMC copies board and system serial numbers
-
and part numbers into the power supply whenever a new power supply is installed in the system or
when the system is first powered on. This information is included as part of the power supply black
box data for each installed power supply.
63

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

S1200spoS1200sps

Table of Contents