Arp - Supermicro SSE-G24-TG4 Configuration Manual

L2 / l3 switches
Hide thumbs Also See for SSE-G24-TG4:
Table of Contents

Advertisement

The example below shows the commands used to configure a static route.
SMIS# configure terminal
SMIS(config)# vlan 10
SMIS(config-vlan)# ports Gi 0/21 untagged
SMIS(config-vlan)# exit
SMIS(config)# interface vlan 10
SMIS(config-if)# ip address 10.10.10.1
SMIS(config-if)# exit
SMIS(config)# ip route 200.200.200.0 255.255.255.0 10.10.10.2
SMIS(config)# end
SMIS# show ip route static
S 200.200.200.0/24 [1] via 10.10.10.2

1.5 ARP

The Address Resolution Protocol (ARP) feature finds the hardware address, also known as the Media
Access Control (MAC) address, of a host from its known IP address. This mapping of MAC addresses to IP
addresses is stored in a table called the ARP cache.
ARP is part of all Supermicro switches systems that run IP. Though Supermicro switches are Layer 3
switches that forward packets based on IP address, ARP is required for certain cases like default
gateways or for pinging within the same subnet.
1.5.1.1 Cache Timeout
The ARP cache can contain both dynamic (learned) entries and static (user-configured) entries. Dynamic
ARP entries are created in the ARP cache when the Layer 3 switch learns a device's MAC address from
an ARP request or from the ARP reply from a device. ARP entries are refreshed periodically, otherwise
they will time out and be deleted from the ARP cache.
1.5.1.2 ARP Request Retry
ARP requests can be resent by a device before confirming the host as unreachable. The number of times
ARP requests can be retransmitted is user configurable in Supermicro switches.
1.5.1.3 Static ARP
For hosts that do not support dynamic Address Resolution Protocol(ARP), static entries can be added by
defining the static mapping between an IP address (a 32-bit address) and a Media Access Control (MAC)
address (a 48-bit address). Static ARP entries in the ARP cache never time out. The entries remain in the
ARP table until they are removed by the user configuration.
Supermicro L2/L3 Switches Configuration Guide
14

Advertisement

Table of Contents
loading

Table of Contents