Integra DTR-7.7 Service Manual page 117

Hide thumbs Also See for DTR-7.7:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS -49
Q8801: ADV7172 (Digital PAL/NTSC Video Encoder with six DACs)
BLOCK DIAGRAM
CLOCK
PAL NTSC
FIELD/
TTX
TELETEXT
INSERTION BLOCK
TTXREQ
V
AA
8
P0
4:2:2 TO
8
4:4:4
COLOR
INTER-
DATA
POLATOR
P7
8
TE
L 13942296513
PIN CONFIGURATION
www
.
http://www.xiaoyu163.com
CLAMP
SCLOCK SDATA
2
VIDEO TIMING
I
GENERATOR
BRIGHTNESS AND
CONTRAST CONTROL
+
ADD SYNC
Y
8
+
INTERPOLATOR
YCrCb
TO
U
SATURATION CONTROL
YUV
+
8
MATRIX
ADD BURST
V
+
8
INTERPOLATOR
CONTROL CIRCUIT
SCRESET/RTC
48 47 46 45 44
1
V
AA
PIN 1
P0
2
IDENTIFIER
P1
3
4
P2
5
P3
P4
6
P5
7
8
P6
P7
9
10
CSO_HSO
V
11
AA
GND
12
13 14 15 16 17 18 19 20 21 22 23 24
x
ao
y
i
http://www.xiaoyu163.com
8
ALSB
C MPU PORT
LUMA
PROGRAMMABLE
10
FILTER
+
SHARPNESS
FILTER
10
MODULATOR
PROGRAMMABLE
CHROMA
10
FILTER
10
REAL-TIME
GND
Q Q
3
6 7
1 3
43 42 41 40
39 38 37
36
COMP1
35
DAC A
34
V
AA
DAC B
33
V
32
AA
ADV7172
31
GND
30
V
AA
TOP VIEW
DAC C
29
DAC D
28
27
V
AA
26
GND
DAC E
25
u163
.
2 9
9 4
2 8
M
10
10
U
10-BIT
YUV TO
L
DAC
RBG
T
MATRIX
10
I
10
+
10-BIT
P
YUV
DAC
L
LEVEL
E
10
10
CONTROL
10-BIT
X
BLOCK
DAC
E
R
DAC
CONTROL
M
BLOCK
U
L
10
10-BIT
T
DAC
I
10
P
10
L
10-BIT
10
+
E
DAC
HUE
X
CONTROL
10
10
E
10-BIT
R
DAC
10
DAC
SIN/COS
CONTROL
DDS BLOCK
BLOCK
1 5
0 5
8
2 9
9 4
m
co
DTR-7.7
9 9
DAC A
DAC B
DAC C
V
REF
R
SET2
COMP2
DAC E
DAC F
DAC D
R
SET1
COMP1
2 8
9 9

Advertisement

Table of Contents
loading

Table of Contents