Add-In Board And Peripheral Interface Connectors - Intel D815EEA Technical Product Specification

Hide thumbs Also See for D815EEA:
Table of Contents

Advertisement

2.8.2.3

Add-in Board and Peripheral Interface Connectors

Figure 11 shows the location of the add-in board connector and peripheral connectors. Note the
following considerations for the PCI bus connectors:
All of the PCI bus connectors are bus master capable.
PCI bus connector 2 has SMBus signals routed to it. This enables PCI bus add-in boards with
SMBus support to access sensor data on the board. The specific SMBus signals are as follows:
 The SMBus clock line is connected to pin A40
 The SMBus data line is connected to pin A41
A
B
C
Item
Description
A
Communication and networking riser (CNR)
B
PCI bus connector 5
C
PCI bus connector 4
D
PCI bus connector 3
E
PCI bus connector 2
F
PCI bus connector 1
G
AGP universal connector
H
Diskette drive
I
Primary IDE
J
Secondary IDE
Figure 11. Add-in Board and Peripheral Interface Connectors
D
E
F
G
2
1
2
1
2
1
J
I
40
39
40
39
34
33
H
Reference Designator
For more information see:
J3A1
Table 39
J4A1
Table 40
J4B1
Table 40
J4C1
Table 40
J4D1
Table 40
J4E1
Table 40
J5E1
Table 41
J8G3
Table 42
J8G2
Table 43
J8G1
Table 43
Technical Reference
OM10045
63

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents