Schematic Diagrams - Yamaha YSP-600 Service Manual

Digital sound projector
Hide thumbs Also See for YSP-600:
Table of Contents

Advertisement

A
B
C

SCHEMATIC DIAGRAMS

DSP 1/2
1
2
3
0.3
3.4
DIR
0
0
0
0
3.3
IC203
0
0
0
3.4
3.4
1.5
B-2
4
1.6
0
1.6
3.4
3.4
0
0
5
REGULATOR
6
IC201
1.7
3.4
0
7
IC202
0
3.4
3.3
0
0
IC204
1.3
0
REGULATOR
8
CB201
(For factory)
9
10
D
E
F
0
3.3
0
3.3
3.3
0.3
3.3
0.4
0.3
(For factory)
3.4
0.3
4.8
0
0
0.1
0
0
0
0
0
0
3.3
0
0
0
0
0
3.4
0
3.4
0
DSP
1.3
1.3
0
3.4
3.4
0
0
3.3
0
3.3
0
No replacement part available.
3.3
3.3
0
サービス部品供給なし
0
3.3
1.3
1.1
IC206
1.6
3.4
0
0.1
3.4
1.3
1.3
0.2
0.2
0
0
0
0
3.1
1.3
1.3
2.3
0
1.4
3.4
0
3.4
3.4
3.4
1.7
0
2.3
0
3.4
3.4
1.3
1.3
0
3.4
0
3.4
0
0
3.4
POINT B-2 XL201 (Pin 28 of IC203)
POINT B-3 XL202 (Pin 20 of IC211)
G
H
I
Reset switch
0.6
0.4
3.3
3.3
3.3
3.3
3.3
3.3
0
0
B-3
0
3.3
3.3
3.3
0.3
0.2
0.6
2.5
3.3
3.3
MICROPROCESSOR
3.4
2.6
0.5
2.0
3.3
3.3
0
0.6
3.3
0
3.2
0
3.3
0
0
3.3
3.3
0
3.3
IC211
0
0
0
3.3
0
3.3
0
0
3.3
0
3.3
0
0
3.3
0
0
0
3.3
0
3.3
0
3.3
0
3.3
0
0
0.4
0
0
3.4
0
0
0
0
0
A/D CONVERTER
0
1.7
0
0
FRONT IN
SURROUND IN
CENTER IN
16M bit SDRAM
WOOFER IN
SUBWOOFER IN
4M bit FLASH
3.4
0
0
0.9
0
0
3.4
1.0
0
0
0
0
0
0
0
1.1
0
1.1
1.2
1.1
0
0.2
0
3.4
3.4
1.7
0.9
1.2
0
2.3
0
1.1
0
1.1
0
0
0
0.9
0
1.2
1.2
0
3.3
3.4
3.4
3.4
0
3.0
1.1
3.3
3.4
0
3.3
1.7
0
1.1
3.3
3.3
0
0
1.7
3.3
1.0
1.4
3.3
0
0
1.1
0
2.3
0.9
0.1
2.3
3.1
3.4
0.2
1.7
0.2
0
0.2
1.4
0.2
3.4
3.1
2.3
0.1
3.3
3.4
0
IC208: TC74LCX245FT
IC204: TC7SH08FU
Low voltage octal bus transceiver with 5-V tolerant inputs and outputs
2-input AND gate
DIR
1
20
Vcc
IN B
1
5
V
CC
A1
2
19
OE
IN A
2
A2
B1
3
18
GND
3
4
OUT Y
A3
4
17
B2
A4
5
16
B3
A5
6
15
B4
A6
B5
7
14
A7
8
13
B6
A8
9
12
B7
GND
10
11
B8
J
K
L
IC201,202: PQ1CZ41H2Z
Chopper regulators
V
IN
1
Voltage
ON/OFF
regulator
circuit
PWM COMP.
Q
Overcurrent
R
detection
F/F
circuit
S
Overheat
detection
3.3
circuit
3
COM
2.5
3.3
2.5
5.0
3.3
CB203
Page 78
L5
to INPUT (1)_W507
3.4
3.4
0.4
3.4
0
0
3.4
CB204
EEPROM
Page 77
H8
to INPUT (3)_CB902
CB205
DIGITAL IN
Page 77
F6
to INPUT (2)_CB3
SUBWOOFER OUT
ANALOG IN
CB206
Page 79
L8
to HDMI_CB6
CB207
CB208
Page 79
L7
(Writing port)
to HDMI_CB7
IC213: BR25L320F-W EEPROM
SPI BUS 32 k-bits (4,096 x 8-bit) EEPROM
CS
1
8 Vcc
VOLTAGE
INSTRUCTION DECODE
DETECTION
CONTROL CLOCK
GENERATION
WRITE
HIGH VOLTAGE
# All voltages are measured with a 10MΩ/V DC electronic voltmeter.
2
7 HOLD
SO
INHIBITION
GENERATOR
# Components having special characteristics are marked s and must be replaced
INSTRUCTION
REGISTER
STATUS REGISTER
# Schematic diagram is subject to change without notice.
WP
3
6 SCK
ADDRESS
ADDRESS
12bit
12bit
REGISTER
DECODER
32,768bit
EEPROM
DATA
READ/WRITE
8bit
8bit
REGISTER
AMP
GND
4
5 SI
M
N
YSP-600/HTY-760
IC203: LC89057W-VF4AD-E
Digital audio interface transceiver
EMPHA/UO
AUDIO/VO
INT
CL
CE
CI
XMODE
32
33
35
40
39
38
41
V
OUT
2
RXOUT
1
Cbit, Ubit
Microcontroller
37
DO
I/F
ON/OFF control
RX0
2
36
RERR
5
RX1
3
RX2
4
Input
Demodulation
Data
RX3
5
21
RDATA
Selector
&
Selector
RX4
8
Lock detect
ERROR AMP.
O
RX5/VI
9
adj
4
24
SDIN
RX6/UI
10
V
ref
16
RMCK
LPF
13
PLL
17
RBCK
Clock
20
RLRCK
TMCK/PIO0
44
Selector
22
SBCK
TBCK/PIO1
45
Modulation
1/N
&
23
SLRCK
TLRCK/PIO2
46
Parallel Port
TDATA/PIO3
47
TXO/PIOEN
48
29
28
27
34
XIN
XOUT XMCK CKST
IC206: D70YE101BRFP266
Floating-point digital signal processors
Program/Data
JTAG EMU
256
RAM
D1
256K Bytes
Data
64
McASP0
32
R/W
16 Serializes
Program/Data
ROM Page1
C67x+ Microprocessor
256
32
256K Bytes
D2
Memory
Data
64
Controller
Program/Data
32
R/W
ROM Page2
McASP1
256
256K Bytes
6 Serializes
32
Program
I/O
INT
Fetch
Program/Data
32
256
ROM Page3
McASP2
256K Bytes
2 Serializes
32
DIT Only
Program
CSP
32
32
32
SPI1
Cache
256
PMP DMP
32K Bytes
32
SPI0
32
32
32
I2C0
High-performance
Crossbar Switch
32
32
I2C1
32
32
32
32
32
RTI
32
PLL
I/O
Interrupts
MAX0
CONTROL
MAX1
Events
Out
In
EMIF
dMAX
Peripheral Interrupt and DMA Events
IC209: WM8738
24-bit stereo ADC
6
4
11
9
AVDD
CONTROL
INTERFACE
CAP
5
AGND
10
RIN
7
ADC
2
SDATO
LRCLK
12
DIGITAL
AUDIO
FILTERS
INTERFACE
3
BCLK
13
MCLK
LIN
8
ADC
1
14
IC210: W9816G6CH-7
512 K x 2 banks x 16-bit SDRAM
CLK 35
CLOCK
BUFFER
CKE 34
COLUMN DECODER
CS
18
CONTROL
SIGNAL
R
RAS
17
GENERATOR
O
COMMAND
W
CAS
16
DECODER
D
CELL ARRAY
2 DQ0
E
WE
15
BANK #0
C
3 DQ1
O
D
E
5 DQ2
R
A10 20
6 DQ3
SENSE AMPLIFIER
8 DQ4
9 DQ5
MODE
A0
21
11 DQ6
REGISTER
12 DQ7
A3
24
ADDRESS
REFRESH
DQ
BUFFER
COUNTER
BUFFER
39 DQ8
A4
27
40 DQ9
A9
32
42 DQ10
BA
19
43 DQ11
45 DQ12
46 DQ13
REFRESH
COLUMN
COLUMN DECODER
COUNTER
COUNTER
48 DQ14
R
49 DQ15
O
W
D
CELL ARRAY
E
BANK #1
C
O
D
E
14 LDQM
R
36 UDQM
SENSE AMPLIFIER
IC211: M3087BFKBGP
Microprocessor
8
8
8
8
8
8
8
Port P0
Port P1
Port P2
Port P3
Port P4
Port P5
Port P6
<
(3)
>
<
(3)
>
V
CC2
V
CC1
Peripheral Functions
Clock Generation Circuit
A/D Converter:
1 circuit
X
IN
- X
OUT
Timer (16-bit)
Standard: 10 inputs
X
CIN
- X
COUT
Timer A: 5-channel
Maximum: 34 inputs
(2)
On-chip Oscillator
Timer B: 6-channel
PLL Frequency Synthesizer
UART/Clock Synchronous Serial I/O:
Three-Phase Motor Control Circuit
5-channel
DMAC
Watchdog Timer (15-bit)
X/Y Converter:
DMACII
16-bit x 16-bit
D/A Converter:
CRC Calculation Circuit (CCITT):
8-bit x 2-channel
CAN Module: 1-channel
X
16
+X
12
+X
5
+1
M32C/80 series microprocessor core
Memory
Intelligent I/O
R0H
R0L
FLG
ROM
R1H
R1L
INTB
Time Measurement: 8-channel
Waveform Generating: 8-channel
R2
ISP
Communication Functions:
R3
USP
RAM
Clock Synchronous Serial I/O, UART,
A0
PC
HDLC Data Processing
A1
SVF
FB
SVP
Multiplier
SB
VCT
<
(3)
>
<
(3)
>
V
CC1
V
CC2
Port P14
Port P15
Port P11
Port P12
Port P13
7
8
5
8
8
(Note 1)
NOTES:
1. Ports P11 to P15 are provided in the 144-pin package only.
2. Included in the 144-pin package only.
3.The supply voltage of M32C/84T (High-reliability version) must be V
=V
.
CC1
CC2
with parts having specifications equal to those originally installed.
75

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hty-760Ysp-500Hty-750

Table of Contents