Sign In
Upload
Manuals
Brands
Silicon Laboratories Manuals
Computer Hardware
SI5326
Silicon Laboratories SI5326 Manuals
Manuals and User Guides for Silicon Laboratories SI5326. We have
2
Silicon Laboratories SI5326 manuals available for free PDF download: Reference Manual, Family Reference Manual
Silicon Laboratories SI5326 Reference Manual (184 pages)
Any-Frequency Precision Clocks
Brand:
Silicon Laboratories
| Category:
Computer Hardware
| Size: 2 MB
Table of Contents
Table of Contents
3
1 Any-Frequency Precision Clock Product Family Overview
12
Table 1. Product Selection Guide
14
2 Wideband Devices
15
Narrowband Vs. Wideband Overview
15
Table 2. Product Selection Guide (Si5322/25/65/67)
15
3 Any-Frequency Clock Family Members
16
Si5316
16
Figure 1. Si5316 Any-Frequency Jitter Attenuator Block Diagram
16
Si5319
17
Figure 2. Si5319 Any-Frequency Jitter Attenuating Clock Multiplier Block Diagram
17
Si5322
18
Figure 3. Si5322 Low Jitter Clock Multiplier Block Diagram
18
Si5323
19
Figure 4. Si5323 Jitter Attenuating Clock Multiplier Block Diagram
19
Si5324
20
Figure 5. Si5324 Clock Multiplier and Jitter Attenuator Block Diagram
20
Si5325
21
Figure 6. Si5325 Low Jitter Clock Multiplier Block Diagram
21
Si5326
22
Figure 7. Si5326 Clock Multiplier and Jitter Attenuator Block Diagram
22
Si5327
23
Figure 8. Si5327 Clock Multiplier and Jitter Attenuator Block Diagram
23
Si5365
24
Figure 9. Si5365 Low Jitter Clock Multiplier Block Diagram
24
Si5366
25
Figure 10. Si5366 Jitter Attenuating Clock Multiplier Block Diagram
25
Si5367
26
Figure 11. Si5367 Clock Multiplier Block Diagram
26
Si5368
27
Figure 12. Si5368 Clock Multiplier and Jitter Attenuator Block Diagram
27
Si5369
28
Si5374/75 Compared to Si5324/19
28
Figure 13. Si5369 Clock Multiplier and Jitter Attenuator Block Diagram
28
Si5374
29
Figure 14. Si5374 Functional Block Diagram
29
Si5375
30
Figure 15. Si5375 Functional Block Diagram
30
Table 3. Recommended Operating Conditions 1
31
4 Device Specifications
31
Figure 16. Differential Voltage Characteristics
31
Figure 17. Rise/Fall Time Characteristics
31
Table 4. DC Characteristics
32
Table 5. DC Characteristics—Microprocessor Devices (Si5324, Si5325, Si5367, Si5368)
36
Table 6. SPI Specifications (Si5324, Si5325, Si5367, and Si5368)
36
Figure 18. SPI Timing Diagram
37
Figure 19. Frame Synchronization Timing
38
Table 8. AC Characteristics—All Devices
39
Table 10. Jitter Generation (Si5322, Si5325, Si5365, Si5367)
43
Table 9. Jitter Generation (Si5316, Si5324, Si5366, Si5368)
43
Table 11. Thermal Characteristics
44
5 DSPLL (All Devices)
45
Figure 20. Any-Frequency Precision Clock DSPLL Block Diagram
45
Clock Multiplication
46
Figure 21. Clock Multiplication Circuit
46
PLL Performance
47
Jitter Generation
47
Jitter Transfer
47
Figure 22. PLL Jitter Transfer Mask/Template
47
Jitter Tolerance
48
Figure 23. Jitter Tolerance Mask/Template
48
6 Pin Control Parts (Si5316, Si5322, Si5323, Si5365, Si5366)
49
Clock Multiplication (Si5316, Si5322, Si5323, Si5365, Si5366)
49
Clock Multiplication (Si5316)
49
Table 12. Si5316, Si5322, Si5323, Si5365 and Si5366 Key Features
49
Table 13. Frequency Settings
49
Figure 24. Si5316 Divisor Ratios
50
Table 15. Si5316 Bandwidth Values
50
Table 14. Input Divider Settings
50
Clock Multiplication (Si5322, Si5323, Si5365, Si5366)
51
Table 16. SONET Clock Multiplication Settings (FRQTBL=L)
51
Table 17. Datacom Clock Multiplication Settings (FRQTBL = M, CK_CONF = 0)
56
Table 18. SONET to Datacom Clock Multiplication Settings
60
CKOUT3 and CKOUT4 (Si5365 and Si5366)
63
Loop Bandwidth (Si5316, Si5322, Si5323, Si5365, Si5366)
63
Jitter Tolerance (Si5316, Si5323, Si5366)
63
Narrowband Performance (Si5316, Si5323, Si5366)
63
Input-To-Output Skew (Si5316, Si5323, Si5366)
63
Wideband Performance (Si5322 and Si5365)
63
Lock Detect (Si5322 and Si5365)
63
Input-To-Output Skew (Si5322 and Si5365)
63
Table 19. Clock Output Divider Control (DIV34)
63
PLL Self-Calibration
64
Input Clock Stability During Internal Self-Calibration (Si5316, Si5322, Si5323, Si5365, Si5366)
64
Self-Calibration Caused by Changes in Input Frequency (Si5316, Si5322, Si5323, Si5365, Si5366)
64
Recommended Reset Guidelines (Si5316, Si5322, Si5323, Si5365, Si5366)
64
Table 20. Si5316, Si5322, and Si5323 Pins and Reset
65
Table 21. Si5365 and Si5366 Pins and Reset
65
Pin Control Input Clock Control
66
Manual Clock Selection
66
Table 22. Manual Input Clock Selection (Si5316, Si5322, Si5323), AUTOSEL = L
66
Table 23. Manual Input Clock Selection (Si5365, Si5366), AUTOSEL = L
66
Automatic Clock Selection (Si5322, Si5323, Si5365, Si5366)
67
Table 25. Clock Active Indicators (AUTOSEL = M or H) (Si5322 and Si5323)
67
Table 26. Clock Active Indicators (AUTOSEL = M or H) (Si5365 and Si5367)
67
Table 27. Input Clock Priority for Auto Switching (Si5322, Si5323)
67
Table 24. Automatic/Manual Clock Selection
67
Hitless Switching with Phase Build-Out (Si5323, Si5366)
68
Table 28. Input Clock Priority for Auto Switching (Si5365, Si5366)
68
Digital Hold/Vco Freeze
69
Narrowband Digital Hold (Si5316, Si5323, Si5366)
69
Recovery from Digital Hold (Si5316, Si5323, Si5366)
69
Wideband VCO Freeze (Si5322, Si5365)
69
Frame Synchronization (Si5366)
69
Output Phase Adjust (Si5323, Si5366)
70
FSYNC Realignment (Si5366)
70
Including FSYNC Inputs in Clock Selection (Si5366)
70
FS_OUT Polarity and Pulse Width Control (Si5366)
70
Using FS_OUT as a Fifth Output Clock (Si5366)
70
Disabling FS_OUT (Si5366)
71
Output Clock Drivers
71
LVPECL and CMOS TQFP Output Signal Format Restrictions at 3.3 V (Si5365, Si5366)
71
Table 30. Output Signal Format Selection (SFOUT)
71
Table 29. FS_OUT Disable Control (DBLFS)
71
PLL Bypass Mode
72
Alarms
72
Loss-Of-Signal Alarms (Si5316, Si5322, Si5323, Si5365, Si5366)
72
FOS Alarms (Si5365 and Si5366)
72
Table 31. DSBL2/BYPASS Pin Settings
72
FSYNC Align Alarm (Si5366 and CK_CONF = 1 and FRQTBL = L)
73
C1B and C2B Alarm Outputs (Si5316, Si5322, Si5323)
73
C1B, C2B, C3B, and ALRMOUT Outputs (Si5365, Si5366)
73
Table 32. Frequency Offset Control (FOS_CTL)
73
Table 33. Alarm Output Logic Equations
73
Device Reset
74
Dspllsim Configuration Software
74
Table 34. Lock Detect Retrigger Time
74
7 Microprocessor Controlled Parts (Si5319, Si5324, Si5325, Si5326, Si5327, Si5367, Si5368, Si5369, Si5374, Si5375)
75
Clock Multiplication
75
Jitter Tolerance (Si5319, Si5324, Si5325, Si5326, Si5327, Si5368, Si5369, Si5374 and Si5375)
75
Wideband Parts (Si5325, Si5367)
75
Figure 25. Wideband PLL Divider Settings (Si5325, Si5367)
75
Narrowband Parts (Si5319, Si5324, Si5326, Si5327, Si5368, Si5369, Si5374, Si5375)
76
Figure 26. Narrowband PLL Divider Settings (Si5319, Si5324, Si5326, Si5327, Si5368, Si5369, Si5374, Si5375)
77
Table 35. Narrowband Frequency Limits
77
Table 36. Dividers and Limits
77
Loop Bandwidth (Si5319, Si5326, Si5368, Si5375)
78
Lock Detect (Si5319, Si5326, Si5327, Si5368, Si5369, Si5374, Si5375)
78
PLL Self-Calibration
78
Initiating Internal Self-Calibration
78
Input Clock Stability During Internal Self-Calibration
79
Self-Calibration Caused by Changes in Input Frequency
79
Narrowband Input-To-Output Skew (Si5319, Si5324, Si5326, Si5327, Si5368, Si5369, Si5374, Si5375)
79
Clock Output Behavior before and During ICAL
79
Table 37. CKOUT_ALWAYS_ON and SQ_ICAL Truth Table
79
Input Clock Configurations (Si5367 and Si5368)
80
Input Clock Control
80
Figure 27. Si5324, Si5325, Si5326, Si5327, and Si5374 Input Clock Selection
80
Figure 28. Si5367, Si5368, and Si5369 Input Clock Selection
81
Manual Clock Selection (Si5324, Si5325, Si5326, Si5367, Si5368, Si5369, Si5374)
81
Table 38. Manual Input Clock Selection (Si5367, Si5368, Si5369)
81
Automatic Clock Selection (Si5324, Si5325, Si5326, Si5367, Si5368, Si5369, Si5374)
82
Table 39. Manual Input Clock Selection (Si5324, Si5325, Si5326, Si5374)
82
Table 40. Automatic/Manual Clock Selection
82
Hitless Switching with Phase Build-Out (Si5324, Si5326, Si5327, Si5368, Si5369, Si5374)
83
Table 41. Input Clock Priority for Auto Switching
83
Si5319, Si5324, Si5326, Si5327, Si5368, Si5369, Si5374 and Si5375 Free Run Mode
84
Free Run Mode Programming Procedure
84
Clock Control Logic in Free Run Mode
84
Figure 29. Free Run Mode Block Diagram
84
Free Run Reference Frequency Constraints
85
Digital Hold
86
Narrowband Digital Hold (Si5316, Si5324, Si5326, Si5368, Si5369, Si5374)
86
Figure 30. Parameters in History Value of M
86
Table 42. Digital Hold History Delay
87
Table 43. Digital Hold History Averaging Time
87
History Settings for Low Bandwidth Devices (Si5324, Si5327, Si5369, Si5374)
88
Recovery from Digital Hold (Si5319, Si5324, Si5326, Si5327, Si5368, Si5369, Si5374)
88
VCO Freeze (Si5319, Si5325, Si5367, Si5375)
88
Digital Hold Versus VCO Freeze
88
Figure 31. Digital Hold Vs. VCO Freeze Example
88
Output Phase Adjust (Si5326, Si5368)
89
Coarse Skew Control (Si5326, Si5368)
89
Fine Skew Control (Si5326, Si5368)
89
Independent Skew (Si5324, Si5326, Si5368, Si5369, Si5374)
90
Output-To-Output Skew (Si5324, Si5326, Si5327, Si5368, Si5369, Si5374)
90
Input-To-Output Skew (All Devices)
90
Frame Synchronization Realignment (Si5368 and CK_CONFIG_REG = 1)
90
Figure 32. Frame Sync Frequencies
91
Table 44. CKIN3/CKIN4 Frequency Selection (CK_CONF = 1)
91
FSYNC Realignment (Si5368)
92
Table 45. Common NC5 Divider Settings
92
Table 46. Alignment Alarm Trigger Threshold
92
FSYNC Skew Control (Si5368)
93
FS_OUT Polarity and Pulse Width Control (Si5368)
93
Including FSYNC Inputs in Clock Selection (Si5368)
93
Using FS_OUT as a Fifth Output Clock (Si5368)
93
Output Clock Drivers (Si5319, Si5324, Si5325, Si5326, Si5327, Si5367, Si5368, Si5369, Si5374, Si5375)
94
Disabling Ckoutn
94
LVPECL TQFP Output Signal Format Restrictions at 3.3 V (Si5367, Si5368, Si5369)
94
Table 47. Output Signal Format Selection
94
PLL Bypass Mode (Si5319, Si5324, Si5325, Si5326, Si5327, Si5367, Si5368, Si5369, Si5374, Si5375)
95
Alarms
95
Si5368, Si5369, Si5374, Si5375)
95
Loss-Of-Signal Alarms (Si5319, Si5324, Si5325, Si5326, Si5327, Si5367, Si5368, Si5369, Si5374, Si5375)
95
Table 48. Loss-Of-Signal Validation Times
95
Table 49. Loss-Of-Signal Registers
95
FOS Algorithm (Si5324, Si5325, Si5326, Si5368, Si5369, Si5374)
96
Figure 33. FOS Compare
97
Table 50. FOS Reference Clock Selection
97
Table 51. Clknrate Registers
97
C1B, C2B (Si5319, Si5324, Si5325, Si5326, Si5327, Si5374, Si5375)
98
LOS (Si5319, Si5375)
98
C1B, C2B, C3B, ALRMOUT (Si5367, Si5368, Si5369 [CK_CONFIG_REG = 0])
98
C1B, C2B, C3B, ALRMOUT (Si5368 [CK_CONFIG_REG = 1])
99
LOS Algorithm for Reference Clock Input (Si5319, Si5324, Si5326, Si5327, Si5368, Si5369, Si5374, Si5375)
99
LOL (Si5319, Si5324, Si5326, Si5327, Si5368, Si5369, Si5374, Si5375)
99
Table 53. Alarm Output Logic Equations [Si5368 and CKCONFIG_REG = 1]
99
Device Interrupts
100
Device Reset
100
Table 54. Lock Detect Retrigger Time (LOCKT)
100
I 2 C Serial Microprocessor Interface
101
Write Command
101
Figure 34. I 2 C Command Format
101
Figure 35. I2C Example
101
Read Command
101
Serial Microprocessor Interface (SPI)
102
Table 55. SPI Command Format
102
Default Device Configuration
103
Register Descriptions
103
Dspllsim Configuration Software
103
Figure 36. SPI Write/Set Address Command
103
Figure 37. SPI Read Command
103
8 High-Speed I/O
104
Input Clock Buffers
104
Figure 38. Differential LVPECL Termination
104
Figure 39. Single-Ended LVPECL Termination
104
Figure 40. CML/LVDS Termination (1.8, 2.5, 3.3 V)
105
Figure 41. CMOS Termination (1.8, 2.5, 3.3 V)
105
Output Clock Drivers
106
LVPECL TQFP Output Signal Format Restrictions at 3.3 V (Si5367, Si5368, Si5369)
106
Typical Output Circuits
106
Figure 42. Typical Output Circuit (Differential)
106
Table 56. Output Driver Configuration
106
Figure 43. Differential Output Example Requiring Attenuation
107
Figure 44. Typical CMOS Output Circuit (Tie Ckoutn+ and Ckoutn- Together)
107
Table 57. Disabling Unused Output Driver
107
Typical Clock Output Scope Shots
108
Figure 45. CKOUT Structure
108
Typical Scope Shots for SFOUT Options
109
Figure 46. Sfout_2, CMOS
109
Figure 47. Sfout_3, Lowswinglvds
109
Figure 48. Sfout_5, LVPECL
110
Figure 49. Sfout_6, CML
110
Figure 50. Sfout_7, LVDS
111
Crystal/Reference Clock Interfaces (Si5316, Si5319, Si5323, Si5324, Si5326, Si5327, Si5366, Si5368, Si5369, Si5374, and Si5375)
112
Figure 51. CMOS External Reference Circuit
112
Figure 52. Sinewave External Clock Circuit
112
Figure 53. Differential External Reference Input Example
113
Figure 54. Differential OSC Reference Input Example for Si5374 and Si5375
113
Three-Level (3L) Input Pins (no External Resistors)
114
Figure 55. Three Level Input Pins
114
Three-Level (3L) Input Pins (with External Resistors)
115
Figure 56. Three Level Input Pins
115
9 Power Supply
116
Figure 57. Typical Power Supply Bypass Network (TQFP Package)
116
Figure 58. Typical Power Supply Bypass Network (QFN Package)
116
10 Packages and Ordering Guide
117
Appendix A-Narrowband References
118
Table 60. XA/XB Reference Sources and Frequencies
118
Table 59. Approved Crystals
118
Figure 59. Typical Reference Jitter Transfer Function
120
Appendix B-Frequency Plans and Jitter Performance (Si5316, Si5319, Si5323, Si5324, Si5326, Si5327, Si5366, Si5368, Si5369, Si5374, Si5375)
121
Figure 60. Phase Noise Vs. F3
121
Figure 61. Jitter Vs. F3 with FPGA
122
Table 61. Jitter Values for Figure 61
122
Figure 62. Reference Vs. Output Frequency
123
Table 62. Jitter Values for Figure 62
123
Figure 63. 622.08 Mhz Output with a 114.285 Mhz Crystal
124
Figure 64. 622.08 Mhz Output with a 40 Mhz Crystal
125
Appendix C-Typical Phase Noise Plots
126
Figure 65. 155.52 Mhz In; 622.08 Mhz out
126
Figure 66. 155.52 Mhz In; 622.08 Mhz Out; Loop BW = 7 Hz, Si5324
127
Figure 67. 19.44 Mhz In; 156.25 Mhz Out; Loop BW = 80 Hz
128
Figure 68. 19.44 Mhz In; 156.25 Mhz Out; Loop BW = 5 Hz, Si5324
129
Figure 69. 27 Mhz In; 148.35 Mhz Out; Light Trace BW = 6 Hz; Dark Trace BW = 110 Hz, Si5324
130
Figure 70. 61.44 Mhz In; 491.52 Mhz Out; Loop BW = 7 Hz, Si5324
131
Figure 71. 622.08 Mhz In; 672.16 Mhz Out; Loop BW = 6.9 Khz
132
Figure 72. 622.08 Mhz In; 672.16 Mhz Out; Loop BW = 100 Hz
133
Figure 73. 156.25 Mhz In; 155.52 Mhz out
134
Figure 74. 78.125 Mhz In; 644.531 Mhz out
135
Table 63. Jitter Values for Figure 74
135
Figure 75. 78.125 Mhz In; 690.569 Mhz out
136
Table 64. Jitter Values for Figure 75
136
Figure 76. 78.125 Mhz In; 693.493 Mhz out
137
Table 65. Jitter Values for Figure 76
137
Figure 77. 86.685 Mhz In; 173.371 Mhz and 693.493 Mhz out
138
Table 66. Jitter Values for Figure 77
138
Figure 78. 86.685 Mhz In; 173.371 Mhz out
139
Figure 79. 86.685 Mhz In; 693.493 Mhz out
140
Figure 80. 155.52 Mhz and 156.25 Mhz In; 622.08 Mhz out
141
Table 67. Jitter Values for Figure 80
141
Figure 81. 10 Mhz In; 1 Ghz out
142
Appendix D-Alarm Structure
144
Figure 82. Si5324 and Si5326 Alarm Diagram
144
Figure 83. Si5368 and Si5369 Alarm Diagram (1 of 2)
145
Figure 84. Si5368 and Si5369 Alarm Diagram (2 of 2)
146
Appendix E-Internal Pullup, Pulldown by Pin
147
Table 68. Si5316 Pullup/Down
147
Table 69. Si5322 Pullup/Down
147
Table 70. Si5323 Pullup/Down
148
Table 71. Si5319, Si5324, Pullup/Down
148
Table 72. Si5325 Pullup/Down
149
Table 73. Si5326 Pullup/Down
149
Table 74. Si5327 Pullup/Down
150
Table 75. Si5365 Pullup/Down
150
Table 76. Si5366 Pullup/Down
151
Table 77. Si5367 Pullup/Down
152
Table 78. Si5368 Pullup/Down
152
Table 79. Si5369 Pullup/Down
153
Table 80. Si5374/75 Pullup/Down
153
Output Format Jitter
154
Table 81. Output Format Vs. Jitter
161
Appendix F-Typical Performance: Bypass Mode, PSRR, Crosstalk
162
Appendix G-Near Integer Ratios
162
Test Conditions
162
Figure 85. ±50 Ppm, 2 Ppm Steps
162
Figure 86. ±200 Ppm, 10 Ppm Steps
163
Figure 87. ±2000 Ppm, 50 Ppm Steps
163
Appendix H-Jitter Attenuation and Loop BW
164
Table 82. Jitter Values
164
Figure 88. RF Generator, Si5326, Si5324; no Jitter (for Reference)
165
Figure 89. RF Generator, Si5326, Si5324 (50 Hz Jitter)
165
Figure 90. RF Generator, Si5326, Si5324 (100 Hz Jitter)
166
Figure 91. RF Generator, Si5326, Si5324 (500 Hz Jitter)
166
Figure 92. RF Generator, Si5326, Si5324 (1 Khz Jitter)
167
Figure 93. RF Generator, Si5326, Si5324 (5 Khz Jitter)
167
Figure 94. RF Generator, Si5326, Si5324 (10 Khz Jitter)
168
Appendix I-Si5374 and Si5375 PCB Layout Recommendations
169
Figure 95. VDD Plane
169
Figure 96. Ground Plane and Reset
170
Figure 97. Output Clock Routing
171
Figure 98. OSC_P, OSC_N Routing
172
Appendix J-Si5374 and Si5375 Crosstalk
173
Table 83. Si5374/75 Crosstalk Jitter Values
173
Figure 99. Si5374, Si5375 DSPLL a
174
Figure 100. Si5374, Si5375 DSPLL B
175
Figure 101. Si5374, Si5375 DSPLL C
176
Figure 102. Si5374, Si5375 DSPLL D
177
Figure 103
178
Figure 104
179
Appendix K-Jitter Transfer and Peaking
180
Figure 105. Wide View of Jitter Transfer
180
Figure 106. Zoomed View of Jitter Transfer
181
Figure 107. Zoomed Again View of Jitter Transfer (Showing Peaking)
181
Figure 108. Maximum Zoomed View of Jitter Peaking
182
Document Change List
183
Contact Information
184
Advertisement
Silicon Laboratories SI5326 Family Reference Manual (182 pages)
ANY-FREQUENCY PRECISION CLOCKS
Brand:
Silicon Laboratories
| Category:
Computer Hardware
| Size: 5 MB
Table of Contents
Table of Contents
3
Any-Frequency Precision Clock Product Family Overview
12
Wideband Devices
15
Narrowband Vs. Wideband Overview
15
Any-Frequency Clock Family Members
16
Si5316
16
Figure 1. Si5316 Any-Frequency Jitter Attenuator Block Diagram
16
Si5319
17
Figure 2. Si5319 Any-Frequency Jitter Attenuating Clock Multiplier Block Diagram
17
Si5322
18
Figure 3. Si5322 Low Jitter Clock Multiplier Block Diagram
18
Si5323
19
Figure 4. Si5323 Jitter Attenuating Clock Multiplier Block Diagram
19
Si5324
20
Figure 5. Si5324 Clock Multiplier and Jitter Attenuator Block Diagram
20
Si5325
21
Figure 6. Si5325 Low Jitter Clock Multiplier Block Diagram
21
Si5326
22
Figure 7. Si5326 Clock Multiplier and Jitter Attenuator Block Diagram
22
Si5327
23
Figure 8. Si5327 Clock Multiplier and Jitter Attenuator Block Diagram
23
Si5328
24
Figure 9. Si5328 Clock Multiplier and Jitter Attenuator Block Diagram
24
Si5365
25
Figure 10. Si5365 Low Jitter Clock Multiplier Block Diagram
25
Si5366
26
Figure 11. Si5366 Jitter Attenuating Clock Multiplier Block Diagram
26
Si5367
27
Figure 12. Si5367 Clock Multiplier Block Diagram
27
Si5368
28
Figure 13. Si5368 Clock Multiplier and Jitter Attenuator Block Diagram
28
Si5369
29
Si5374/75/76 Compared to Si5324/19/26
29
Figure 14. Si5369 Clock Multiplier and Jitter Attenuator Block Diagram
29
Si5374
30
Figure 15. Si5374 Functional Block Diagram
30
Si5375
31
Figure 16. Si5375 Functional Block Diagram
31
Si5376
32
Figure 17. Si5376 Functional Block Diagram
32
DSPLL (All Devices)
33
Figure 18. Any-Frequency Precision Clock DSPLL Block Diagram
33
Clock Multiplication
34
Figure 19. Clock Multiplication Circuit
34
PLL Performance
35
Jitter Generation
35
Jitter Transfer
35
Figure 20. PLL Jitter Transfer Mask/Template
35
Jitter Tolerance
36
Figure 21. Jitter Tolerance Mask/Template
36
Pin Control Parts (Si5316, Si5322, Si5323, Si5365, Si5366)
37
Clock Multiplication (Si5316, Si5322, Si5323, Si5365, Si5366)
37
Clock Multiplication (Si5316)
37
Figure 22. Si5316 Divisor Ratios
38
Clock Multiplication (Si5322, Si5323, Si5365, Si5366)
39
CKOUT3 and CKOUT4 (Si5365 and Si5366)
51
Loop Bandwidth (Si5316, Si5322, Si5323, Si5365, Si5366)
51
Jitter Tolerance (Si5316, Si5323, Si5366)
51
Narrowband Performance (Si5316, Si5323, Si5366)
51
Input-To-Output Skew (Si5316, Si5323, Si5366)
51
Wideband Performance (Si5322 and Si5365)
51
Lock Detect (Si5322 and Si5365)
51
Input-To-Output Skew (Si5322 and Si5365)
51
PLL Self-Calibration
52
Input Clock Stability During Internal Self-Calibration (Si5316, Si5322, Si5323, Si5365, Si5366)
52
Self-Calibration Caused by Changes in Input Frequency (Si5316, Si5322, Si5323, Si5365, Si5366)
52
Recommended Reset Guidelines (Si5316, Si5322, Si5323, Si5365, Si5366)
52
Pin Control Input Clock Control
54
Manual Clock Selection
54
Automatic Clock Selection (Si5322, Si5323, Si5365, Si5366)
55
Hitless Switching with Phase Build-Out (Si5323, Si5366)
56
Digital Hold/Vco Freeze
57
Narrowband Digital Hold (Si5316, Si5323, Si5366)
57
Recovery from Digital Hold (Si5316, Si5323, Si5366)
57
Wideband VCO Freeze (Si5322, Si5365)
57
Frame Synchronization (Si5366)
57
Output Phase Adjust (Si5323, Si5366)
58
FSYNC Realignment (Si5366)
58
Including FSYNC Inputs in Clock Selection (Si5366)
58
FS_OUT Polarity and Pulse Width Control (Si5366)
58
Using FS_OUT as a Fifth Output Clock (Si5366)
58
Disabling FS_OUT (Si5366)
59
Output Clock Drivers
59
LVPECL and CMOS TQFP Output Signal Format Restrictions at 3.3 V (Si5365, Si5366)
59
PLL Bypass Mode
60
Alarms
60
Loss-Of-Signal Alarms (Si5316, Si5322, Si5323, Si5365, Si5366)
60
FOS Alarms (Si5365 and Si5366)
60
FSYNC Align Alarm (Si5366 and CK_CONF = 1 and FRQTBL = L)
61
C1B and C2B Alarm Outputs (Si5316, Si5322, Si5323)
61
C1B, C2B, C3B, and ALRMOUT Outputs (Si5365, Si5366)
61
Device Reset
62
Dspllsim Configuration Software
62
Microprocessor Controlled Parts (Si5319, Si5324, Si5325, Si5326, Si5327, Si5328, Si5367, Si5368, Si5369, Si5374, Si5375, and Si5376)
63
Clock Multiplication
63
Jitter Tolerance (Si5319, Si5324, Si5325, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
63
Wideband Parts (Si5325, Si5367)
63
Figure 23. Wideband PLL Divider Settings (Si5325, Si5367)
63
Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
63
Narrowband Parts (Si5319, Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
64
Figure 24. Narrowband PLL Divider Settings
65
Loop Bandwidth (Si5319, Si5326, Si5368, Si5375, and Si5376)
66
Lock Detect (Si5319, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
66
PLL Self-Calibration
66
Initiating Internal Self-Calibration
67
Input Clock Stability During Internal Self-Calibration
67
Self-Calibration Caused by Changes in Input Frequency
67
Narrowband Input-To-Output Skew (Si5319, Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
67
Clock Output Behavior before and During ICAL (Si5319, Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
68
Input Clock Configurations (Si5367 and Si5368)
69
Input Clock Control
69
Figure 25. Si5324, Si5325, Si5326, Si5327, Si5328, Si5374
69
Manual Clock Selection (Si5324, Si5325, Si5326, Si5328, Si5367, Si5368, Si5369, Si5374, and Si5376)
70
Figure 26. Si5367, Si5368, and Si5369 Input Clock Selection
70
Automatic Clock Selection (Si5324, Si5325, Si5326, Si5328, Si5367, Si5368, Si5369, Si5374, and Si5376)
71
Hitless Switching with Phase Build-Out (Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, and Si5376)
72
Si5319, Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376 Free Run Mode
73
Free Run Mode Programming Procedure
73
Clock Control Logic in Free Run Mode
73
Figure 27. Free Run Mode Block Diagram
73
Free Run Reference Frequency Constraints
74
Digital Hold
75
Narrowband Digital Hold (Si5316, Si5324, Si5326, Si5328, Si5368, Si5369, Si5374, Si5376)
75
Figure 28. Parameters in History Value of M
75
History Settings for Low Bandwidth Devices (Si5324, Si5327, Si5328, Si5369, Si5374)
77
Recovery from Digital Hold (Si5319, Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, and Si5376)
77
VCO Freeze (Si5319, Si5325, Si5367, Si5375)
77
Digital Hold Versus VCO Freeze
77
Figure 29. Digital Hold Vs. VCO Freeze Example
77
Output Phase Adjust (Si5326, Si5368)
78
Coarse Skew Control (Si5326, Si5368)
78
Fine Skew Control (Si5326, Si5368)
78
Independent Skew (Si5324, Si5326, Si5328, Si5368, Si5369, Si5374, and Si5376)
79
Output-To-Output Skew (Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, and Si5376)
79
Input-To-Output Skew (All Devices)
79
Frame Synchronization Realignment (Si5368 and CK_CONFIG_REG = 1)
79
Figure 30. Frame Sync Frequencies
80
FSYNC Realignment (Si5368)
81
FSYNC Skew Control (Si5368)
82
Including FSYNC Inputs in Clock Selection (Si5368)
82
FS_OUT Polarity and Pulse Width Control (Si5368)
82
Using FS_OUT as a Fifth Output Clock (Si5368)
82
Output Clock Drivers (Si5319, Si5324, Si5325, Si5326, Si5327, Si5328, Si5367, Si5368, Si5369, Si5374, Si5375, Si5376)
83
Disabling Ckoutn
83
LVPECL TQFP Output Signal Format Restrictions at 3.3 V (Si5367, Si5368, Si5369)
83
PLL Bypass Mode (Si5319, Si5324, Si5325, Si5326, Si5327, Si5328, Si5367, Si5368, Si5369, Si5374, Si5375, and Si5376)
84
Alarms (Si5319, Si5324, Si5325, Si5326, Si5327, Si5328, Si5367, Si5368, Si5369, Si5374, Si5375, and Si5376)
84
Loss-Of-Signal Alarms (Si5319, Si5324, Si5325, Si5326, Si5327, Si5328, Si5367, Si5368, Si5369, Si5374, Si5375, and Si5376)
84
FOS Algorithm (Si5324, Si5325, Si5326, Si5328, Si5368, Si5369, Si5374, and Si5376)
85
Figure 31. FOS Compare
86
C1B, C2B (Si5319, Si5324, Si5325, Si5326, Si5327, Si5328, Si5374, Si5375, and Si5376)
87
LOS (Si5319, Si5375)
87
C1B, C2B, C3B, ALRMOUT (Si5367, Si5368, Si5369 [CK_CONFIG_REG = 0])
87
C1B, C2B, C3B, ALRMOUT (Si5368 [CK_CONFIG_REG = 1])
88
LOS Algorithm for Reference Clock Input (Si5319, Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
89
LOL (Si5319, Si5324, Si5326, Si5327, Si5328, Si5368, Si5369, Si5374, Si5375, and Si5376)
89
Device Interrupts
89
Device Reset
89
I 2 C Serial Microprocessor Interface
90
Figure 32. I 2 C Command Format
90
Figure 33. I2C Example
90
Serial Microprocessor Interface (SPI)
91
Figure 34. SPI Write/Set Address Command
92
Figure 35. SPI Read Command
92
Default Device Configuration
93
Register Descriptions
93
Dspllsim Configuration Software
93
Figure 36. SPI Timing Diagram
93
High-Speed I/O
94
Input Clock Buffers
94
Figure 37. Differential LVPECL Termination
94
Figure 38. Single-Ended LVPECL Termination
94
Figure 39. CML/LVDS Termination (1.8, 2.5, 3.3 V)
95
Figure 40. Center Tap Bypassed Termination
95
Figure 41. CMOS Termination (1.8, 2.5, 3.3 V)
95
Output Clock Drivers
96
LVPECL TQFP Output Signal Format Restrictions at 3.3 V (Si5367, Si5368, Si5369)
96
Typical Output Circuits
96
Figure 42. Typical Output Circuit (Differential)
96
Figure 43. Differential Output Example Requiring Attenuation
97
Figure 44. Typical CMOS Output Circuit (Tie Ckoutn+ and Ckoutn- Together)
97
Typical Clock Output Scope Shots
98
Figure 45. Differential CKOUT Structure (Not for CMOS)
98
Typical Scope Shots for SFOUT Options
99
Figure 47. Sfout_3, Lowswinglvds
99
Crystal/Reference Clock Interfaces (Si5316, Si5319, Si5323, Si5324, Si5326, Si5327, Si5328, Si5366, Si5368, Si5369, Si5374, Si5375, and Si5376)
102
Figure 51. CMOS External Reference Circuit
102
Figure 52. Sinewave External Clock Circuit
102
Figure 53. Differential External Reference Input Example
103
(Not for Si5374, Si5375, or Si5376)
103
Figure 54. Differential OSC Reference Input Example for Si5374, Si5375 and Si5376
103
Three-Level (3L) Input Pins (no External Resistors)
104
Figure 55. Three Level Input Pins
104
Three-Level (3L) Input Pins (with External Resistors)
105
Figure 56. Three Level Input Pins
105
Power Supply
106
Figure 57. Typical Power Supply Bypass Network (TQFP Package)
106
Figure 58. Typical Power Supply Bypass Network (QFN Package)
106
Packages and Ordering Guide
107
Appendix A-Narrowband References
108
Figure 59. Typical Reference Jitter Transfer Function
109
Figure 60. Si5317 at 622.08 Mhz with a 40 Mhz Crystal
110
Figure 61. Si53Xx at 622.08 Mhz with a 114.285 Mhz Crystal
111
Appendix B-Frequency Plans and Typical Jitter Performance (Si5316, Si5319, Si5323, Si5324, Si5326, Si5327, Si5366, Si5368, Si5369, Si5374, Si5375, and Si5376)
112
Figure 62. Phase Noise for a Si5324 Using a 114.285 Mhz 3Rd OT Vs 114.285 Mhz Fundamental Crystal
112
Figure 63. 200 Mhz Output with a 40 Mhz Crystal Showing MID-Band Spurs
113
Figure 64. 200 Mhz Output with a 38.095 Mhz Crystal
114
Figure 65. Phase Noise Vs. F3
116
Figure 66. Jitter Integrated from 12 Khz to 20 Mhz Jitter, Fs RMS
117
Figure 67. Jitter Integrated from 100 Hz to 40 Mhz Jitter, Fs RMS
118
Appendix C-Typical Phase Noise Plots
119
Figure 68. Jitter Vs. F3 with FPGA
119
Figure 69. Reference Vs. Output Frequency
120
Figure 70. 622.08 Mhz Output with a 114.285 Mhz Crystal
121
Figure 71. 622.08 Mhz Output with a 40 Mhz Crystal
122
Figure 72. 155.52 Mhz In; 622.08 Mhz out
123
Figure 73. 155.52 Mhz In; 622.08 Mhz Out; Loop BW = 7 Hz, Si5324
124
Figure 74. 19.44 Mhz In; 156.25 Mhz Out; Loop BW = 80 Hz
125
Figure 75. 19.44 Mhz In; 156.25 Mhz Out; Loop BW = 5 Hz, Si5324
126
Figure 76. 27 Mhz In; 148.35 Mhz Out; Light Trace BW = 6 Hz; Dark Trace BW = 110 Hz
127
Figure 77. 61.44 Mhz In; 491.52 Mhz Out; Loop BW = 7 Hz, Si5324
128
Figure 78. 622.08 Mhz In; 672.16 Mhz Out; Loop BW = 6.9 Khz
129
Figure 79. 622.08 Mhz In; 672.16 Mhz Out; Loop BW = 100 Hz
130
Figure 80. 156.25 Mhz In; 155.52 Mhz out
131
Figure 81. 78.125 Mhz In; 644.531 Mhz out
132
Figure 82. 78.125 Mhz In; 690.569 Mhz out
133
Figure 83. 78.125 Mhz In; 693.493 Mhz out
134
Figure 84. 86.685 Mhz In; 173.371 Mhz and 693.493 Mhz out
135
Figure 85. 86.685 Mhz In; 173.371 Mhz out
136
Appendix D-Alarm Structure
137
Figure 86. 86.685 Mhz In; 693.493 Mhz out
137
Figure 87. 155.52 Mhz and 156.25 Mhz In; 622.08 Mhz out
138
Figure 88. 10 Mhz In; 1 Ghz out
139
Appendix E-Internal Pullup, Pulldown by Pin
140
Figure 89. Si5324, Si5326, and Si5328 Alarm Diagram
141
Figure 90. Si5368 and Si5369 Alarm Diagram (1 of 2)
142
Figure 91. Si5368 and Si5369 Alarm Diagram (2 of 2)
143
Appendix F-Typical Performance: Bypass Mode, PSRR
150
Crosstalk, Output Format Jitter
150
Appendix G-Near Integer Ratios
158
Figure 92. ±50 Ppm, 2 Ppm Steps
158
Figure 93. ±200 Ppm, 10 Ppm Steps
159
Figure 94. ±2000 Ppm, 50 Ppm Steps
159
Appendix H-Jitter Attenuation and Loop BW
160
Figure 95. RF Generator, Si5326, Si5324; no Jitter (for Reference)
161
Figure 96. RF Generator, Si5326, Si5324 (50 Hz Jitter)
161
Figure 97. RF Generator, Si5326, Si5324 (100 Hz Jitter)
162
Figure 98. RF Generator, Si5326, Si5324 (500 Hz Jitter)
162
Figure 99. RF Generator, Si5326, Si5324 (1 Khz Jitter)
163
Figure 100. RF Generator, Si5326, Si5324 (5 Khz Jitter)
163
Figure 101. RF Generator, Si5326, Si5324 (10 Khz Jitter)
164
Appendix I-Response to a Frequency Step Function
165
Figure 102. Si5326 Frequency Step Function Response
165
Appendix J-Si5374, Si5375, Si5376 PCB Layout Recommendations
166
Figure 103. VDD Plane
166
Figure 104. Ground Plane and Reset
167
Figure 105. Output Clock Routing
168
Appendix K-Si5374, Si5375, and Si5376 Crosstalk
170
Figure 107. Si5374, Si5375, and Si5376 DSPLL a
171
Figure 108. Si5374, Si5375, and Si5376 DSPLL B
172
Figure 109. Si5374, Si5375, and Si5376 DSPLL C
173
Figure 110. Si5374, Si5375, and Si5376 DSPLL D
174
Figure 111. Example Frequency Plan Sources
175
Figure 112. Run Time Frequency Plan Examples
176
Appendix L-Jitter Transfer and Peaking
177
Figure 113. Wide View of Jitter Transfer
177
Contact Information
178
Figure 114. Zoomed View of Jitter Transfer
178
Figure 115. Zoomed Again View of Jitter Transfer (Showing Peaking)
178
Figure 116. Maximum Zoomed View of Jitter Peaking
179
Document Change List
180
Advertisement
Related Products
Silicon Laboratories Si532/3
Silicon Laboratories SI5322
Silicon Laboratories SI5325
Silicon Laboratories SI5327
Silicon Laboratories SI5324
Silicon Laboratories Si5328
Silicon Laboratories SI5366
Silicon Laboratories SI5374
Silicon Laboratories SI5351A
Silicon Laboratories Si5342
Silicon Laboratories Categories
Motherboard
Microcontrollers
Computer Hardware
Control Unit
Adapter
More Silicon Laboratories Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL