Table of Contents
Advertisement
MN35510 (IC651) : DIGITAL SERVO&DIGITAL SIGNAL PROCESSER
1. Terminal Layout
2.Block Diagram
LRCKIN(MSEL)
BCLK(SSEL)
DIGITAL
SRDATAIN
DEEMPHSIS
(PSEL)
IOSEL
CLVS
CRC
BLKCK
CLDCK
SBCK
SUBC
DEMPH
RESY
FLAG6(RESY)
SSEL
SUB
SQCK
CODE
SUBQ
BUFFER
AVDD2
AVDD2
PCK
EFM
PLLF
DSLF
DSL.
PLL
IREF
VCO
DRF
ARF
RSEL
PSEL
MLD
MCLK
MDATA
CK384(EFM)
VCOF
VCO
BYTCK
SMCK
ITUNING
FCLK
GENERATION
CSEL
MSEL
PITCH
X2
CONTROL
X1
ÊSTAT
V
V
D
V
D
S
D
S
D
D
1
20 ~
1
21
40
41 ~
60
8TIMES
OVER SAMPUNC
DIGITAL FILTER
EFM
DEMODULATION
SYNC
INTERPOLATION
SUBCODE
DEMODULATION
MICRO
COMPUTER
INTERFACE
A/D
COVERTER
D
/
F
T
R
/
V
R
T
E
E
F
S
S
E
E
S
T
S
N
1
V
T
80
61
PEM
(R)
1BIT
DAC
LOGIC
S
PEM
(L)
16k
SRAM
CIRC
ERROR
CORRECTION
DEINTERLEVE
CLV
SERVO
D/A
CONVERTER
OUTPUT
INPUT
T
V
B
R
D
D
C
E
O
R
T
S
DIGITAL
AUDIO
INTERFASE
DIGITAL
AUDIO
INTERFASE
INTER POLATION
SOFT MUTING DIGITAL
ATTENUATION
PEAK DETECTIVE
AUTO CUE
PORT
SERVO
TIMING GENERATOR
O
/
R
F
F
T
D
E
UX-V30
AVSS1
AVDD1
OUTR
OUTL
FLAG
IPFLAG
TX
ECM
PC
LRCK
SRDATA
BCLK
DMUTE
TRKV
KICK
VREF
TRVSTR
ECS
TVD
TRD
FOD
TBAL
FBAL
TOFS
TES
/TLOCK
/FLOCK
PLAY
LDON
WVEL
SENSE
1-21
Hide quick links:
Advertisement
Table of Contents
