TYAN S5530 User Manual page 55

CPU Power Limit1
CPU Power Limit1 value.
CPU Power Limit1 Time
Time window which the Power Limit1 is maintained.
CPU Power Limit2
CPU Power Limit2 value.
Platform Power Limit Lock
When enabled, PLAT_FORM_POWER_LIMIT MSR will be locked and a reset will
be required to unlock the register.
Enabled / Disabled
CPU Power Limit3
CPU Power Limit3 value.
CPU Power Limit3 Time
Time window which the Power Limit3 is maintained.
CPU Power Limit3 Duty Cycle
Specify the duty cycle in percentage that the CPU is required to maintain over the
configured Power Limit3 time windows.
DDR Power Limit1
DDR Power Limit1 value.
DDR Power Limit1 Time
Time window which the DDR Power Limit1 is maintained.
DDR Power Limit2
DDR Power Limit2 value.
1-Core Ratio Limit
This limit is for 1 core active. 0 means using the factory-configured value.
2-Core Ratio Limit
This limit is for 2 cores active. 0 means using the factory-configured value.
3-Core Ratio Limit
This limit is for 3 cores active. 0 means using the factory-configured value.
4-Core Ratio Limit
This limit is for 4 cores active. 0 means using the factory-configured value.
VR Current Value Lock
Locks VR Current value from further writes until a reset.
55
http://www.tyan.com