Schematic Diagram - Cd Board (1/2) - Sony HCD-GT111 Service Manual

Hide thumbs Also See for HCD-GT111:
Table of Contents

Advertisement

HCD-GT111/GT222/GT444/GT555
7-5.

SCHEMATIC DIAGRAM - CD Board (1/2) -

VC
VCC
E
D
A
B
C
OPTICAL
F
PICK-UP
GND
BLOCK
(KSM-213DCP)
LD
(1/2)
VR
PD
F+
T+
T-
F-
S201
(LIMIT)
HCD-GT111/GT222/GT444/GT555
• See page 54 for Waveforms.
• See page 57 for IC Pin Function Description.
(1/2)
CN301
16P
C301
0.1
C303
C306
C307
10
R303
100
1
2.2
10V
R304
Q301
2.2
R302
2SA2119K
0
AUTOMATIC
POWER
CONTROL
C309
0.001
C107
0.1
C136
47p
R139
47k
R143
R142
R140
R130
47k
22k
0
4.7k
C137
C138
R136
R134
0.01
470p
22k
1M
R135
470k
R301
100k
C100
LPFo
0.1
PVREF
C139
0.01
VCOF
PVSS3
C140
SLCo
0.01
C141
0.0022
TP121
(RFI)
RFi
C106
RFRPi
100
10V
C142
0.1
RFEQo
C105
VRo
0.1
R144
22k
TP124
(VC)
RESiN
C143
C144
0.1
0.01
VMDiR
C146
470p
TESTR
C145
0.01
C148
AGCi
47p
C147
0.1
C149
RFo
22p
TP123 (RFO)
C104
RVDD3
0.1
LDo
MDi
RVSS3
FNi2(C)
FNi1(A)
FPi2(D)
FPi1(B)
TPi(F)
TNPC
C150
0.001
TNi(E)
TP106
(FE)
C117
0.022
C118
0.01
C120
0.01
28
28
C112
0.1
R118
C108
100k
0.1
C153
0.1
R108
R114
10k
R109
100
PIO2
PIO1
PIO0
AoUT2(PO5)
AoUT3(PO4)
IRQ
TEST
XCCE
BUCK(CLK)
CD-MP3 PROCESSOR
BUS3(SI)
BUS2(SO)
BUS1
IC101
TC94A70FG-101
BUS0
XRST
SRAMSTB
VDDM1
VDD1
VSS1
VDDT3
DVSS3
LO
DVR
DVDD3
RO
DVSS3
C132
0.1
R105
1M
X102
R106
16.9344MHz
1k
C103
0.1
C113
R102
C128
C130
0.1
10k
5p
5p
C101
0.1
C123
470p
C122
470p
A1
A2
A3
A4
A5
A7
A8
A9
A10
A11
R121
100
A12
R120
A13
0
A14
A15
A16
A17
A18
A19
A20
R111
100
C133
0.1
A21
R110
10k
R112
100
A22
C110
0.1
A23
(Page
A24
29)
R153
A25
1M
A26
R155
47
C115
22
6.3V
C116
0.1
A27
R154
1M
A28
A29
A30
A31
R104
0
A32
A33
A34
A35
A36
A37
A38
A39
A40

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents