Table of Contents
Advertisement
9.
On Screen Display
FEATURES
• Horizontal sync input may be up to 100 kHz.
• On-chip PLL circuitry up to 90MHz pixel rate for multi-sync operation.
• Programmable horizontal resolutions up to 1524 dots per display row.
• 538 bytes display registers to control full screen display.
• Full screen display consists of 10 (rows) by 24 (columns) characters.
• 12 × 18 dot matrix per character.
• 128 built-in characters and graphic symbols and character by character color selection.
• Maximum 8 color selectable per display row.
• Double character height and/or width control.
• Programmable positioning for display screen center.
• Bordering and shadowing effect for display.
• Programmable vertical character height (18 to 71 lines) for multi-sync operation.
• 4 programmable background windows with multi-level windowing effect.
• Software clear function for display frame buffer.
• Hsync and Vsync input polarity selectable.
• Auto detection for input edge distortion between Hsync and Vsync inputs.
• Half tone and fast blanking output.
• Software force blank function for display frame.
• Compatible with both SPI bus and I²C interface through pin selection.
• 16 pins PDIP package.
GENERAL DESCRIPTION
MTV016 is designed for use in monitor applications to display the built-in characters or symbols onto
monitor screen. The display operation is by transferring data and control information in micro controller to
RAM through a serial data interface. It can execute full screen display automatically and specific functions
such as character bordering, shadowing, double height and width, font by font color control, frame
positioning, frame size control by character height and horizontal display resolution, and windowing effect.
BLOCK DIAGRAM
SSB
SCK
SDA
ARWDB
HDREN
VDREN
NRCW
VFLB
CH
VSP
CHS
VERTD
HFLB
HORD
HSP
RP
VCO
DATA
8
SERIAL DATA
DAEN
INTERFACE
2
RAEN CAEN
5
RCADDR
ADDRESS BUS
DADDR
9
ADMINISTRATOR
5
WADDR
5
LPN
VERTICAL
7
NROW
DISPLAY
CONTROL
8
VDREN
ARWCB
HORIZONTAL
7
HDREN
DISPLAY CONTROL
VCLKX
PHASE LOCK LOOP
DATA
5
DISPLAY & ROW
CONTROL
CWS
REGISTERS
CHS
CHARACTER ROM
5
LPN
CWS
LUMINANCE &
BORDGER
VCLKS
GENERATOR
8
DATA
WINDOWS &
VERTD
3
FRAME
8
HORD
CONTROL
7
CH
CCS0
COLOR
CCS1
BUNK
ENCODER
VCLKX
78
VDO
CCS0
CCS1
BUNK
VSS
CRADOR
7
VDDA
VSSA
LUMA
BORDER
BSEN
SHADOW
OSDENR
HSP
VSP
ROUT
GOUT
ROUT
FBKG
HTONE
Advertisement
Chapters
Table of Contents
