Table of Contents
Advertisement
RESET
S1
J5
1 2 3
HSDB
11.059 12
1 10
DS1
USED WITH CR3/4 FOR ALARMS
6
5
- MPC OPERATIONAL (BLINKING)
GRN
CR1
- ON = HIGH POWER, OFF = LOW POWER
YEL
CR2
- ON = LTR, OFF = MULTI-NET
CR5
YEL
CR4
RED
USED WITH DS1 FOR ALARMS
RED
CR3
7A
1
PROGRAMMING
2
CONNECTOR
J1
6
8B
Figure 7-17 MAIN PROCESSOR CARD ALIGNMENT POINTS
S3
S2
ON
ON
1 2 3 4 5 6 7 8
1 2 3 4
BALANCED RX/TX
MULTI-NET
2
4
6
J4
EPROM MEMORY
1
3
5
LOADING
+5V
7-21
ALIGNMENT AND TEST PROCEDURES
WATCHDOG
1 2 3
+12V
J2
MEMORY
SELECT
3
2
1
COMPUTER I/O
1 2
76800
38400
19200
J3
9600
4800
2400
1200
13
14
33
1
J6
P1
64
32
October 1999
Part No. 001-2009-201
Advertisement
Table of Contents
