Pioneer PDP-501MX Service Manual page 72

Hide thumbs Also See for PDP-501MX:
Table of Contents

Advertisement

PDP-501MX, PDP-V501X
7
TDA8755T
(PROGRESSIVE BLOCK : IC4703)
VIDEO A/D CONVERTER
¶ Pin Assignment
N.C.
1
32
V
CCD
31
D7
REG1
2
INY
30
3
D6
REG2
4
29
D5
CLPY
5
28
D4
V
6
27
D3
CCA
7
26
D2
INU
SDN
8
D1
25
INV
9
24
D0
AGND
10
23
V
CCO
CLPU
22
D'3
11
21
D'2
CLPV
12
20
D'1
13
REG3
CE
14
19
D'0
CLP
15
18
DGND
HREF
16
CLK
17
¶ Pin Function
PIN NO.
PIN NAME
1
NC
2
REG1
3
INY
4
REG2
5
CLPY
6
VCC A
7
INU
8
SDN
9
INV
10
AGND
11
CLPU
12
CLPV
13
REG3
14
CE
15
CLP
16
HREF
17
CLK
18
DGND
19
D`0
20
D`1
21
D`2
22
D`3
23
VCC O
24
D0
25
D1
26
D2
27
D3
28
D4
29
D5
30
D6
31
D7
32
VCC D
72
¶ Block Diagram
V
CCA
V
CCD
6
32
SUPPLY AND REFERENCE
3
INY
5
CLPY
CLAMP
CLP
15
LOGIC
INU
7
CLAMP
11
CLPU
U
CLAMP
CLPV
12
V
INV
9
Not connected
Decoupling input (internal stabilization loop decoupling)
Y analog voltage input
Decoupling input (internal stabilization loop decoupling)
Y clamp capacitor connection
Analog positive supply voltage (+5V)
U analog voltage input
Stabilizer decoupling node and analog reference voltage (+3.35 V)
V analog voltage input
Analog ground
U clamp capacitor connection
V clamp capacitor connection
Decoupling input (internal stabilization loop decoupling)
Chip enable input(TTL level input active LOW)
Clamp control input
Horizontal reference signal
Clock input
Digital ground
V data output; bit 0(n-1)
V data output; bit 1(n)
U data output; bit 0(n-1)
U data output; bit 1(n)
Positive supply voltage for output stages (+5V)
Y data output; blt 0(LSB)
Y data output; blt 1
Y data output; blt 2
Y data output; blt 3
Y data output; blt 4
Y data output; blt 5
Y data output; blt 6
Y data output; blt 7(MSB)
Digital positive supply voltage (+5V)
V
CCO
AGND DGND SDN
N.C.
8
23
10
18
1
VOLTAGE REGULATOR
TRACK
AND
CLAMP
HOLD
Y
COMPARATOR
16
TRACK
AND
HOLD
TRACK
DIGITAL
ANALOG
AND
MULTIPLEXER
MULTIPLEXER
HOLD
TRACK
COMPARATOR
AND
128
HOLD
PIN FUNCTION
REG1
REG2
REG3
2
4
13
8
24
D0
8
8
TTL
8-bit
8-bit
I / O
ADC
PIPELINE
8
31
D7
16
HREF
TIMING GENERATOR
14
CE
17
CLK
2
19
D'0
2
U AND V
20
8
D'1
8-bit
TTL
DATA
2
I / O
ADC
21
D'2
ENCODER
2
22
D'3
TDA8755
Y
V
U

Advertisement

Table of Contents
loading

This manual is also suitable for:

Pdp-v501x

Table of Contents