Schematic Diagram - D-Video Board (3/12) - Sony STR-DA5300ES Service Manual

Multi channel av receiver
Hide thumbs Also See for STR-DA5300ES:
Table of Contents

Advertisement

STR-DA5300ES
6-60. SCHEMATIC DIAGRAM – D-VIDEO Board (3/12) –
1
2
3
D-VIDEO BOARD
(3/12)
A
C3609
C3621
B
0.1
C
Y_WE
R3775
47k
3.3
R3624
0
73
Y_OE
0
R3776
47k
R3625
0
74
Y_D[15]
R3601
47k
0
75
Y_D[7]
0
R3602
47k
76
Y_D[14]
0.1
R3603
47k
77
Y_D[6]
0.1
R3604
47k
78
Y_D[13]
R3605
47k
0.1
79
D
Y_D[5]
0.1
R3606
47k
80
C3606
0.1
81
3.3
82
Y_D[12]
R3607
47k
0.8
83
Y_D[4]
0.8
R3608
47k
84
Y_D[11]
1.7
R3609
47k
85
Y_D[3]
1.7
R3610
47k
86
Y_D[10]
R3611
47k
1.6
87
E
Y_D[2]
0
R3612
47k
88
Y_D[9]
2.4
R3613
47k
89
Y_D[1]
2.3
R3614
47k
90
C3603
0.1
91
3.3
92
Y_D[8]
1.5
R3615
47k
93
Y_D[0]
1.5
R3616
47k
94
R3617
10k
3.3
95
F
3.3
R3618
10k
96
3.3
R3619
10k
97
3.3
R3620
10k
98
R3621
10k
3.3
99
3.3
R3622
10k
100
101
3.3
102
103
G
C3608
104
0.1
105
106
107
108
H
C3611
C3613
C3622
C3625
0.1
0.1
0.1
0.1
I
J
STR-DA5300ES
• See page 126 for Waveforms. • See page 141 for IC Pin Function Description.
4
5
6
7
0.1
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
MWE_N
MOE_N
MD15
MD7
MD14
MD6
MD13
MD5
VSS
VDD
MD12
MD4
MD11
MD3
MD10
IC3604
MD2
OSD CONTROLLER
MD9
IC3604
MD1
YGV629-VZ
VSS
VDD
MD8
MD0
RAHZ_N
XTEST2
XTEST1
XTEST0
VSIN_N
HSIN_N
NC
AVDD
R
G
B
IREF
AVSS
NC
109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144
C3626
22p
D-VIDEO
16
BOARD
(4/12)
(Page 93)
8
9
10
11
C3627
R3639
0.1
R3638
10k
1k
C3629
0.1
45
44
43
42
41
40
39
38
37
3.3
R3646
10k
SCS_N
36
SDIN
35
34
SDOUT
0
YAMAHA_A[0]
33
PS0
0
YAMAHA_A[1]
PS1
32
0
YAMAHA_A[2]
PS2
31
3.2
30
RD_N
3.3
29
WR_N
3.3
CS_N
28
C3632
0.1
VSS
27
3.3
26
VDD
3.3
INT_N
25
3.3
R3647
47k
READY_N
24
3.3
R3648
47k
23
WAIT_N
3.3
R3649
10k
22
D7
3.3
R3650
10k
D6
21
3.3
R3651
10k
D5
20
3.3
R3652
10k
19
D4
3.3
R3653
10k
18
D3
3.3
R3654
10k
D2
17
3.3
R3655
10k
D1
16
3.3
R3656
10k
15
D0
3.3
14
VDD
C3633
0.1
VSS
13
3.3
R3657
10k
DTCK_IN
12
3.3
R3658
10k
11
DTCKS_N
0
R3640
10
PLLCTL0
0
3.3
R3660
10k
PLLCTL1
9
3.3
R3661
10k
PLLCTL2
8
0
R3643
7
PLLCTL3
0
0
R3644
6
PLLCTL4
0
3.3
R3664
10k
PLLCTL5
5
C3637
100
NC
4
C3631
0.1
3
PLLVSS
C3634
1.6
2
FILTER
220p
FB3615
3.3
PLLVDD
1
R3665
C3794
2.7k
220
4V
C3636
FB3616
4700p
C3795
48
0.1
C3772
0.1
C3628
22p
C3638
0.1
C3640
6.3V
R3781
1
220
R3635
2
1M
X3601
33.2MHz
92
92
12
13
14
IC3603
S29GL256N90TFIR20-07GUIX103
Y_A[23]
1.7
1
56
A23
NC
Y_A[22]
1.5
2
A22
NC
55
Y_A[15]
0.1
1.8
3
A15
A16
54
Y_A[14]
0.8
3.3
4
A14
BYTE
53
Y_A[13]
1.8
5
A13
VSS
52
Y_A[12]
2.2
0.1
6
51
A12
DQ15
Y_A[11]
1.5
0.1
7
A11
DQ7
50
Y_A[10]
1.4
0.1
8
A10
DQ14
49
Y_A[9]
2.3
0.1
9
48
A9
DQ6
Y_A[8]
0.8
0.1
10
A8
DQ13
47
Y_A[19]
0.9
0.1
11
A19
DQ5
46
Y_A[20]
3.2
0.9
12
A20
DQ12
45
R3627
Y_WE
3.3
0.8
0
13
WE
DQ4
44
3.2
3.3
C3615
0.1
14
43
RESET
VCC
R3628
1k
Y_A[21]
1.6
1.7
15
A21
DQ11
42
0
1.7
16
WP/ACC
DQ3
41
R3816
10k
1.6
17
40
RY/BY
DQ10
Y_A[18]
3.1
1.6
18
A18
DQ2
39
Y_A[17]
1.2
2.4
19
A17
DQ9
38
YAMAHA_D[7]
Y_A[7]
1.7
2.3
YAMAHA_D[6]
20
A7
DQ1
37
YAMAHA_D[5]
Y_A[6]
2.6
1.6
21
A6
DQ8
36
YAMAHA_D[4]
1.6
1.6
Y_A[5]
22
35
YAMAHA_D[3]
A5
DQ0
YAMAHA_D[2]
Y_A[4]
2.7
0
23
A4
OE
34
YAMAHA_D[1]
Y_A[3]
2.9
YAMAHA_D[0]
24
A3
VSS
33
2.8
Y_A[2]
0
25
32
A2
CE
Y_A[1]
3
3
26
A1
A0
31
27
30
NC
NC
3.3
28
NC
VIO
29
6.3V
IC3605
BA33BC0FP-E2
3.3
3.9
OUT
VCC
GND
3
1
C3642
C3773
2
100
0.1
35V
330
IC3605
+3.3V REGULATOR
15
16
17
IC3603
FLASH MEMORY
Y_A[16]
R3626
10k
Y_D[15]
Y_D[7]
Y_D[14]
Y_D[6]
Y_D[13]
Y_D[5]
Y_D[12]
Y_D[4]
Y_D[11]
Y_D[3]
Y_D[10]
Y_D[2]
Y_D[9]
Y_D[1]
Y_D[8]
Y_D[0]
R3633
0
Y_OE
R3699
0
Y_A[0]
YAMAHA_RESET
YAMAHA_RD_N
17
YAMAHA_WR_N
YAMAHA_CE
D-VIDEO
YAMAHA_INTY
BOARD
(12/12)
YAMAHA_WAIT
(Page 101)
YAMAHA_A[0-2],
YAMAHA_D[0-7]
(Page
D-VIDEO
+4V
29
BOARD
DGND
100)
(11/12)
+3.3V
28
D-VIDEO
(Page
DGND
BOARD
(2/12)
91)
+3.3V
36
D-VIDEO
(Page
BOARD
DGND
101)
(12/12)

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents