Sony STR-DA5300ES Service Manual page 151

Multi channel av receiver
Hide thumbs Also See for STR-DA5300ES:
Table of Contents

Advertisement

Pin No.
Pin Name
55
RSVDNC
56
AVCC33
57
R1XC-
58
R1XC+
59
AGND
60
AVCC33
61
R1X0-
62
R1X0+
63
AGND
64
AVCC33
65
R1X1-
66
R1X1+
67
AGND
68
AVCC33
69
R1X2-
70
R1X2+
71
AGND
72
AVCC18
73
IOGND
74
IOVCC33
75
MUTEOUT
76, 77
RSVDNC
78
SPDIF
79
CGND
80
CVCC18
81
SD0
82 to 84
SD1 to SD3
85
WS
86
SCK
87
IOGND
88
IOVCC33
89
MCLK
90
CGND
91
CVCC18
92
DVCC18
93
DGND2
94
XTALOUT
95
XTALIN
96
XTALVCC
97
REGVCC
98
RSVDNC
99
RSVDL
100
RESET#
101
SCDT
102
INT
103
IOGND
104
IOVCC33
I/O
-
Not used
-
Power supply terminal (+3.3V)
I
TMDS clock (negative) signal input from the HDMI input select
I
TMDS clock (positive) signal input from the HDMI input select
-
Ground terminal
-
Power supply terminal (+3.3V)
I
TMDS data (negative) input from the HDMI input select
I
TMDS data (positive) input from the HDMI input select
-
Ground terminal
-
Power supply terminal (+3.3V)
I
TMDS data (negative) input from the HDMI input select
I
TMDS data (positive) input from the HDMI input select
-
Ground terminal
-
Power supply terminal (+3.3V)
I
TMDS data (negative) input from the HDMI input select
I
TMDS data (positive) input from the HDMI input select
-
Ground terminal
-
Power supply terminal (+1.8V)
-
Ground terminal
-
Power supply terminal (+3.3V)
O
Audio muting control signal output terminal
-
Not used
O
S/PDIF signal output to the digital audio interface receiver and HDMI transceiver
-
Ground terminal
-
Power supply terminal (+1.8V)
O
PCM audio signal output to the DSP1, DSP2 and HDMI transceiver
O
PCM audio signal output to the DSP1 and HDMI transceiver
O
L/R sampling clock signal output to the DSP1, DSP2 and HDMI transceiver
O
Bit clock signal output to the DSP1, DSP2 and HDMI transceiver
-
Ground terminal
-
Power supply terminal (+3.3V)
O
Master clock signal output to the DSP1, DSP2 and HDMI transceiver
-
Ground terminal
-
Power supply terminal (+1.8V)
-
Power supply terminal (+1.8V)
-
Ground terminal
O
System clock output terminal (28.322 MHz)
I
System clock input terminal (28.322 MHz)
-
Power supply terminal (+3.3V)
-
Power supply terminal (+3.3V)
-
Not used
-
Not used
I
Reset signal input from the video system controller "L": reset
-
Not used
O
Interrupt signal output to the video system controller
-
Ground terminal
-
Power supply terminal (+3.3V)
Description
STR-DA5300ES
151

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents