List Of Abbreviations - Marantz SA12 Service Manual

Super audio cd player
Table of Contents

Advertisement

9.27 List of abbreviations

+12VSTBY
+3A
+3V3
+3V3S
+5V
+5VA
+5VB
+5VC
+5VSTBY
+5VX
+6VSTBY
+9V
0_6_12V
1.5V
2.0V
2.5V
27M_CLK
384FS_IN
75HZ_PULSE
-8VSTBY
A[20:1]
A1_MACE
AD[11:0]
ALE
ALPHA0
AM[7:0]
AM[17:8]
AMD[7:0]
Ax
B
B_BCLK
B_DATA
B_FLAG
B_OUT
B_SYNC
B_V4
B_VID
B_WCLK
BE1N_FUR
BE0N_FUR
C
C_OUT
C_VID
+12V power supply present during
standby
Filtered 3V3 power supply to
IC7207(MACE servo processor)
3V3 power supply
Stabilised 3V3 power supply from
IC7605 to MACE (IC7207) circuit
+5V power supply
Filtered +5V: analog power supply
for IC7311(HD61 decoder)
Filtered +5V: digital power supply for
IC7311(HD61 decoder)
+5V power supply for IC7202(servo
flash eprom)
+5V power supply present during
standby
+5V power supply for
IC7105(opamp)
+6V power supply present during
standby
Stabilised +9V power supply from
IC7109 to IC7103 (Servo power
driver)
Scart switch control signal to A/V
board. 0V : loop through (AUX to
TV), 6V : play 16:9 format, 12V : play
4:3 format
1.5V reference voltage for IC7102
(DVDALAS)
2V reference voltage for IC7102
(DVDALAS)
2.5V reference voltage for IC7102
(DVDALAS)
27MHz clock out of the PLL-Master
clock for the main processor
(IC7503)
SACD clock from DAC PCB
75Hz pulse to audio interface
indication output
-8V power supply present during
standby
System address bus (EMI)
Amplitude of the "land" reflection
relative to the average EFM
SDRAM address bus
Address latch enable (servo
processor)
Generic name for the setpoint of the
laser power absorption control
Latched low address bus to servo
flash
High address bus to servo flash
Multiplexed address data bus to
servo flash
Central photodiode signal
Central photodiode signal
Basic engine I2S bit clock
Basic engine I2S data
Basic engine error flag
Video output blue from Sti5505
Basic engine sector /abs time sync
Basic engine versatile input pin
Buffered video output Blue to A/V
board
Basic engine I2S word clock
Upper byte enable of the Furore
Lower byte enable of the Furore
Central photodiode signal
Chrominance output from Sti5505
Buffered Chrominance output to A/V
board
CALF_MACE
CAS[1:0]ND
CASN
CE_ROM1N
CE_ROM2N
CE_ROMN
CENTRE_ON
CFLG
CFR
CLK
COSPH
CPUANALYSE
CPURESET
CSH_FUR
CSI
CSL_FUR
CSN[2:1]
CTS_SER
CVBS
CVBS_OUT
D
D[15:0]
DO_GRAB
DQ[15:0]
DQML
DQMU
DSD
DSD_CLK
DSD_PCM[8:0]
DSD_STR[1:0]
DST
DVD_LDN
E
EMI_IRQN
ERROROUT
F
FADE_BUSY
FLASH_OEN
FO
FOC-
FOC+
FUR_AD[13:0]
FUR_CASN
FUR_CKE
FUR_CLK
FUR_DQ[15:0]
FUR_DQMH
FUR_DQML
FUR_RASN
FUR_TDI
FUR_TMS
FUR_TRST
FUR_WEN
G_OUT
G_VID
GND
GP_IN_PIN[3:0]
GP_OUT_PIN[3:0]
185
Central aperture low frequency
control signal to MACE
DRAM column address strobe
SDRAM column address strobe
Chip enable flash eprom IC7401
Chip enable flash eprom IC7451
Chip enable ROM memory (flash
access)
Control signal from Sti5505 to AV
board to switch STEREO OUTPUT
cinch to mono.
Correction flag output
Control processor ready to accept
data (S2B)
Clock for SDRAM memory
Position Control Sledge in
Control port P3 I/O from Sti5505
Control port P3 I/O to Sti5505
FURORE chip select the upper bank
Chip select input of HD61 (servo)
FURORE chip select the lower bank
SDRAM chip select
Clear to send control signal of
service serial interface
Buffered composite video output to
A/V board
Composite video output from
Sti5505
Central photodiode signal
System data bus (EMI)
Active data out of LLD (LossLess
Decoder). Indication output
SDRAM data bus
SDRAM data mask enable (Lower)
SDRAM data mask enable (Upper)
Direct Stream Digital
DSD clock for DSD stereo signal
DSD data
DSD stereo or downmix on DSD
Direct Stream Transfer
Control signal from MACE to loader
supply IC7107
Satellite photodiode signal
Interrupt request, active low
Control port P3 I/O from Sti5505
Satellite photodiode signal
Indication that fade in/out is busy
FLASH output enable control signal
Focus actuator output
Focus actuator negative connection
Focus actuator positive connection
FURORE SDRAM address bus
Furore SDRAM column address
strobe
Furore SDRAM clock enable
Furore SDRAM clock
FURORE SDRAM data bus
FURORE SDRAM data mask
enable (Upper)
FURORE SDRAM data mask
enable (Lower)
Furore SDRAM row address strobe
Boundary scan test data input
FURORE
Boundary scan test mode select
FURORE
Boundary scan test port reset
FURORE
Furore SDRAM write enable
Video output green from Sti5505
Buffered video output Green to A/V
board
Ground
Furore general purpose input port
Furore general purpose output port

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sa12/s1gSa12/n1gSa12/f1nSa12/u1bSa-12s1

Table of Contents