Pin Definition And Functions - Toshiba 29VH27E Service Manual

Table of Contents

Advertisement

• Tools for greatly simplified software development
• 24-Kbyte on-chip reconfigurable DRAM
• 44160-bit character ROM
• One external crystal for all standards

14.4.2.Pin Definition and functions

Pin No. P-LCC-68-1
Symbol
1
INTQ
2
CLK-IO
3
TCSQ/FLD
4
VS/VCS
5
HS
6
XOUT
7
XIN
8
GPO
9
TM
10
CVBS
11
V
12
V
13
V
14
N.C.
15
N.C.
16
V
17
RES
18
N.C.
19
N.C.
20
N.C.
21
V
22
N.C.
23
V
24
N.C.
25
V
26
A8
27
A7
28
A6
29
A5
30
A4
31
A3
32
A2
33
A1
34
A0
35
A9
36
A10
37
A11
38
RASQ
39
WEQ
40
D1
41
D0
42
D2
43
D3
44
V
45
CASQ
46
N.C.
47
N.C.
48
N.C.
49
V
50
N.C.
51
N.C.
52
N.C.
53
N.C.
54
N.C.
55
V
56
V
57
N.C.
Function
Interrupt request output to ext. controller
System clock input/output
Composite sync output/ field output
Vertical sync input/output
Horizontal sync input/output
20.5-MHz crystal oscillator output
20.5-MHz crystal oscillator input
General purpose output
Test pin, leave open or connect VSS
CVBS-video signal input
+ 5 V digital supply
DD1
+ 5 V analog supply
DDA
Analog ground
SSA1
Not connected
Not connected
+ 5 V digital supply
DD2
Chip reset
Not connected
Not connected
Not connected
+ 5 V digital supply
DD3
Not connected
+ 3 V reference voltage input
REF
Not connected
+ 5 V digital supply
DD4
External DRAM-address
External DRAM-address
External DRAM-address
External DRAM-address
External DRAM-address
External DRAM-address
External DRAM-address
External DRAM-address
External DRAM-address
External DRAM-address
External DRAM-address
External DRAM-address
Row address strobe (DRAM)
Write enable (DRAM)
External DRAM-data
External DRAM-data
External DRAM-data
External DRAM-data
0 V digital supply
SS4
Column address strobe
Not connected
Not connected
Not connected
0 V digital supply
SS3
Not connected
Not connected
Not connected
Not connected
Not connected
0 V digital supply
SS2
Substrate bias voltage N.C.* (depends on version)
BB
Not connected
8

Advertisement

Table of Contents
loading

Table of Contents