Esd Bias Voltage; Ccd Image Sensor; Esd Bia Voltage; Emitter-Follower - Kodak KAI-2001 User Manual

Ccd image sensors imager evaluation board
Table of Contents

Advertisement

IMAGE SENSOR SOLUTIONS

ESD Bias Voltage

The RESET and HCLK gates on the KAI-2001,
KAI-2020, and KAI-2093 CCDs are protected from
ESD damage by internal circuitry. The ESD bias
voltage is set by a potentiometer, buffered by an
operational amplifier configured as a voltage
follower.
The ESD bias voltage must be more
negative than any of the protected gates during
operation and powerup. In order to ensure these
conditions are met, diodes are connected external
to the CCD between the protected gates and
VESD, and between VSUB and VESD.
It is also recommended that during powerup of the
Timing Board and Imager Board, the VMINUS
supply is applied before, or simultaneously with,
the other power supplies. For more information,
refer to the appropriate CCD Image Sensor Device
Performance Specifications (References 1, 2 and
3).

CCD Image Sensor

This evaluation board supports the Kodak KAI-
2001, KAI-2020, and KAI-2093 Interline CCD
image sensors.
M T D / P S - 0 7 1 5
w w w . k o d a k . c o m / g o / i m a g e r s

Emitter-Follower

The VOUT_LEFT_CCD and VOUT_RIGHT_CCD
video output signals are buffered using
junction
configuration. These circuits also provide the
necessary 5mA current sink for the CCD output
circuits.
approximately 0.96.

Line Drivers

The
VOUT_RIGHT_CCD signals are AC-coupled and
driven from the Imager Board by operational
amplifiers in a non-inverting configuration.
operational amplifiers are configured to have a
gain of 1.25, which yields an overall gain of 0.6
when driving the properly terminated 75Ω video
coaxial cabling from the SMB connector. This is
done to prevent overloading the AFE on the
Timing Board.
The video output of either channel may be
multiplexed to the VOUT_MUX output. The
multiplexer is controlled by the VIDEO_MUX
signal. This circuitry is for Kodak use only, and is
not enabled.
5 8 5 - 7 2 2 - 4 3 8 5
F a x : 5 8 5 - 4 7 7 - 4 9 4 7
P a g e 6 o f 3 1
transistors
in
the
The voltage gain of this stage is
buffered
VOUT_LEFT_CCD
E m a i l : i m a g e r s @ k o d a k . c o m
bipolar
emitter-follower
and
The
R e v i s i o n 4 . 0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Kai-2020Kai-2093

Table of Contents