Sharp AR-168S Service Manual page 132

PIN
Signal Name IN/OUT Connected to
No.
254 ram_data6 IN/OUT SDRAM
255 ram_data5 IN/OUT SDRAM
256 ram_data4 IN/OUT SDRAM
257 GND_core Power
258 ram_data3 IN/OUT SDRAM
259 ram_data2 IN/OUT SDRAM
260 ram_data1 IN/OUT SDRAM
261 ram_data0 IN/OUT SDRAM
262 GND_AC Power
263 ram_data15 IN/OUT SDRAM
264 ram_data14 IN/OUT SDRAM
265 VCC_AC Power
266 ram_data13 IN/OUT SDRAM
267 ram_data12 IN/OUT SDRAM
268 ram_data11 IN/OUT SDRAM
269 ram_data10 IN/OUT SDRAM
270 ram_data9 IN/OUT SDRAM
271 ram_data8 IN/OUT SDRAM
272 VCC_core Power
273 ram_dqm1 OUT SDRAM
274 ram_cke OUT SDRAM
275 GND_AC Power
276 ram_clk_out SDRAM
277 GND_core Power
278 ram_mad12 OUT SDRAM
279 ram_mad11 OUT SDRAM
280 ram_mad9 OUT SDRAM
Description
SDRAM (Image
process page
memory) data bus
SDRAM (Image
process page
memory) data bus
SDRAM (Image
process page
memory) data bus
SDRAM (Image
process page
memory) data bus
SDRAM (Image
process page
memory) data bus
SDRAM (Image
process page
memory) data bus
SDRAM (Image
process page
memory) data bus
SDRAM (Image
process page
memory) data bus
SDRAM (Image
(4) Reset circuit
process page
memory) data bus
This circuit detects ON/OFF of the power source, and controls start/
stop of each circuit. The voltage of 3.3V in the MCU PWB is detected
SDRAM (Image by the reset IC to generate the reset signal.
process page
When the power voltage reaches the specified level, each circuit is
memory) data bus
operated, but stopped before the power voltage falls below the speci-
SDRAM (Image
fied level in order to protect against malfunction of the circuit. The
process page
CPU/Flash ROM is reset by the power reset circuit, and system reset
memory) data bus
of ASIC, OA982, FAX, and NIC is generated from the CPU (general-
SDRAM (Image purpose port output).
process page
memory) data bus
SDRAM (Image
process page
memory) data bus
SDRAM (Image
R18
process page
11kF
memory) data bus
SDRAM (Image
R20
process page
memory) data bus
10kF
SDRAM (Image
process page
memory) DQM signal
SDRAM (Image
process page
memory) CKE signal
SDRAM's clock
SDRAM (Image
process page
memory) address bus
SDRAM (Image
process page
memory) address bus
SDRAM (Image
process page
memory) address bus
AR-168S/168D ELECTRICAL SECTION 13 - 7
PIN
Signal Name IN/OUT Connected to
No.
281 VCC_core Power
282 ram_mad8 OUT SDRAM
283 ram_mad7 OUT SDRAM
284 VCC_AC Power
285 ram_mad6 OUT SDRAM
286 ram_mad5 OUT SDRAM
287 ram_mad4 OUT SDRAM
288 GND_AC Power
289 cpudata15 IN/OUT CPU
290 cpudata14 IN/OUT CPU
291 cpudata13 IN/OUT CPU
292 cpudata12 IN/OUT CPU
293 cpudata11 IN/OUT CPU
294 cpudata10 IN/OUT CPU
295 cpudata9 IN/OUT CPU
296 cpudata8 IN/OUT CPU
Reset IC
VCC3 VCC3
IC4 R19
3.3kJ
1 8
NC NC
2 7
IN VCC
3 6
NC OUT
4 5
GND Cd
M51957BFP C22
0.1u
Description
SDRAM (Image
process page
memory) address bus
SDRAM (Image
process page
memory) address bus
SDRAM (Image
process page
memory) address bus
SDRAM (Image
process page
memory) address bus
SDRAM (Image
process page
memory) address bus
CPU data bus
CPU data bus
CPU data bus
CPU data bus
CPU data bus
CPU data bus
CPU data bus
CPU data bus
/RESET0
C23
OPEN
(2-C4)