Registers; Table 48: Register Set - Hitachi HDT725025VLA380 - Deskstar 0A33423 T7K500 250GB SATA 7200RPM 8MB Cache Hard Drive Specifications

3.5 inch hard disk drive
Hide thumbs Also See for HDT725025VLA380 - Deskstar 0A33423 T7K500 250GB SATA 7200RPM 8MB Cache Hard Drive:
Table of Contents

Advertisement

9.0 Registers

9.1 Register set
Table 49: Register Set
Addresses
CS0-
CS1-
DA2
N
N
N
A
N
A
N
A
N
A
A
N
A
N
A
N
A
N
A
N
A
N
A
N
A
N
A
N
A
N
A
N
A
N
A
A
Logic conventions: A = signal asserted
* = Mapping of registers in LBA mode
Communication to or from the device is through an I/O Register that routes the input or output data to or from the
registers addressed by the signals from the host(CS0-, CS1-, DA2, DA1, DA0, DIOR- and DIOW-).
The Command Block Registers are used for sending commands to the device or posting status from the device.
The Control Block Registers are used for device control and to post alternate status.
DA1
DA0
x
x
x
0
x
x
1
0
x
1
1
0
1
1
1
0
0
0
0
0
1
0
1
0
0
1
1
0
1
1
1
0
0
1
0
0
1
0
1
1
0
1
1
1
0
1
1
0
1
1
1
x
x
x
N = signal not asserted
x = either A or N
Deskstar T7K500 Hard Disk Drive Specification
Functions
READ (DIOR-)
Data bus high impedance
Control block registers
Data bus high impedance
Data bus high impedance
Alternate Status
Device Address
Command block registers
Data
Error Register
Sector Count
Sector Number
* LBA bits 0-7
Cylinder Low
* LBA bits 8-15
Cylinder High
* LBA bits 16-23
Device/Head.
* LBA bits 24-27
Status
Invalid address
69
WRITE (DIOW-)
Not used
Not used
Not used
Device Control
Not used
Data
Features
Sector Count
Sector Number
* LBA bits 0-7
Cylinder Low
* LBA bits 8-15
Cylinder High
* LBA bits 16-23
Device/Head
* LBA bits 24-27
Command
Invalid address

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents