Description Of The Interface Signals - Hitachi DK23EB - Travelstar Series 20 GB Hard Drive Specifications

Oem manual
Table of Contents

Advertisement

6.2.3 Description of the Interface Signals

The interface is an ATA(IDE) interface. Reserved pins should be left unconnected. The signal names
and the pin numbers are shown in Figure 6-4 and Table 6.2. Table 6.2 shows signal definitions.
"I" of I/O type represents an input signal from the device and "O" represents an output signal from the
device.
Signal name
RESET-
DD0-DD15
DIOW-
STOP
*1
DIOR-
HDMARDY-
*1
HSTROBE
*1
IORDY
DDMARDY-
*1
DSTROBE
*1
CSEL
K6602743
Rev.2
02.12.'02
Table 6.2 Signal List(1/3)
Pin
I/O type
1
I
This is a reset signal output from the host system and to be
used for interface logic circuit.
3-18
I/O
This is a 16-bit bi-directional data bus. The lower 8 bits are
used for register access other than data register.
23
I
The rising edge of this Write Strobe signal clocks data from the
host data bus into a register on the device.
Assertion of this signal by the host during an Ultra DMA burst
signals the termination of the Ultra DMA burst.
25
I
Activating this Read Strobe signal enables data from a register
on the device to be clocked onto the host data bus. The rising
edge of this signal latches data at the host.
This signal is a flow control signal for Ultra DMA Read.
Host asserts this signal, and indicates that the host is ready to
receive Ultra DMA Read data .
This signal is Write data strobe signal from the host for an
Ultra DMA Write. Both the rising and falling edge latch
the data from DD(15:0) into the device.
27
O
This signal is used to temporarily stop the host register access
(read or write) when the device is not ready to respond to a
data transfer request.
This signal is a flow control signal for Ultra DMA Write. Device
asserts this signal, and indicates that the device is ready to
receive Ultra DMA Write data .
This signal is the data in strobe signal from the device for an
Ultra DMA Read. Both the rising and falling edge latch
the data from DD(15:0) into the host.
28
I
This signal is used to configure a device as either DRIVE 0 or
DRIVE1 when CSEL mode is selected.
This signal is pulled up inside the drive.
*1: Signal name in Ultra DMA mode
Description
D riv e a d d re s s
C S E L
G N D
O P E N
- 28 -
0
1

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dk23eb-40

Table of Contents