The Data In Transfer; Pausing An Ultra Dma Data In Burst - Fujitsu MHV2060AT Product Manual

Fujitsu computer drive user manual
Hide thumbs Also See for MHV2060AT:
Table of Contents

Advertisement

7) The host shall release DD (15:0) within t
8) The device may assert DSTROBE t
Once the device has driven DSTROBE the device shall not release
DSTROBE until after the host has negated DMACK- at the end of an Ultra
DMA burst.
9) The host shall negate STOP and assert HDMARDY- within t
asserting DMACK-. After negating STOP and asserting HDMARDY-, the
host shall not change the state of either signal until after receiving the first
transition of DSTROBE from the device (i.e., after the first data word has
been received).
10) The device shall drive DD (15:0) no sooner than t
asserted DMACK-, negated STOP, and asserted HDMARDY-.
11) The device shall drive the first word of the data transfer onto DD (15:0). This
step may occur when the device first drives DD (15:0) in step (10).
12) To transfer the first word of data the device shall negate DSTROBE within t
after the host has negated STOP and asserted HDMARDY-. The device shall
negate DSTROBE no sooner than t
DD (15:0).

5.5.3.2 The data in transfer

The following steps shall occur in the order they are listed unless otherwise
specifically allowed (see 5.6.3.3 and 5.6.3.2 for specific timing requirements):
1) The device shall drive a data word onto DD (15:0).
2) The device shall generate a DSTROBE edge to latch the new word no sooner
than t
DSTROBE edge no more frequently than t
Mode. The device shall not generate two rising or two falling DSTROBE
edges more frequently than 2t
3) The device shall not change the state of DD (15:0) until at least t
generating a DSTROBE edge to latch the data.
4) The device shall repeat steps (1), (2) and (3) until the data transfer is
complete or an Ultra DMA burst is paused, whichever occurs first.

5.5.3.3 Pausing an Ultra DMA data in burst

The following steps shall occur in the order they are listed unless otherwise
specifically allowed (see 5.6.3.4 and 5.6.3.2 for specific timing requirements).
a) Device pausing an Ultra DMA data in burst
1) The device shall not pause an Ultra DMA burst until at least one data
C141-E218
after changing the state of DD (15:0). The device shall generate a
DVS
word of an Ultra DMA burst has been transferred.
5.5 Ultra DMA Feature Set
after asserting DMACK-.
AZ
after the host has asserted DMACK-.
ZIORDY
after the host has
ZAD
after driving the first word of data onto
DVS
for the selected Ultra DMA
CYC
for the selected Ultra DMA mode.
CYC
after
ENV
FS
after
DVH
5-139

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mhv2100atMhv2120atMhv2040atMhv2080at

Table of Contents