Download Print this page
Texas Instruments DS250DF410 Manual
Texas Instruments DS250DF410 Manual

Texas Instruments DS250DF410 Manual

25 gbps multi-rate 4-channel retimer

Advertisement

Quick Links

DS250DF410 25 Gbps Multi-Rate 4-Channel Retimer
1 Features
Quad-channel multi-rate retimer with integrated
1
signal conditioning
All channels lock independently from 20.2752 to
25.8 Gbps (including sub-rates such as 10.3125
Gbps, 12.5 Gbps, and more)
Ultra-low latency: <500 ps typical for 25.78125-
Gbps data rate
Single power supply, no low-jitter reference clock
required, and minimal supply decoupling to reduce
board routing complexity and BOM cost
Integrated 2×2 cross point
Adaptive continuous time linear equalizer (CTLE)
Adaptive decision feedback equalizer (DFE)
Low-jitter transmitter with 3-Tap FIR filter
Combined equalization supporting 35+ dB channel
loss at 12.9 GHz
Adjustable transmit amplitude: 205 mVppd to
1225 mVppd (Typical)
On-chip eye opening monitor (EOM), PRBS
pattern checker/generator
Supports JTAG/AC-JTAG boundary scan
Small 6-mm × 6-mm BGA package with easy flow-
through routing
SMBus
Slave mode
25 MHz
SMBus Slave
2.5V
1 F
(2x)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
Order
Product
Technical
Folder
Now
Documents
Simplified Schematic
RX0P
RX
CDR
RX0N
.
.
.
.
.
.
.
.
.
RX3P
CDR
RX
RX3N
VDD
1 NŸ
EN_SMB
NC_TEST
CAL_CLK_IN
READ_EN_N
mode
VDD
0.1 F
(4x)
(1) SMBus signals need to be pulled up elsewhere in the system.
Tools &
Software
SNLS456D – MARCH 2016 – REVISED OCTOBER 2019
2 Applications
Jitter cleaning for front-port optical
Active cable assemblies
Backplane/mid-plane reach extension
IEEE802.3bj 100GbE, Infiniband EDR, and OIF-
CEI-25G-LR/MR/SR/VSR electrical interfaces
SFP28, QSFP28, CFP2/CFP4, CDFP
3 Description
The DS250DF410 is a four-channel multi-rate retimer
with integrated signal conditioning. It is used to
extend the reach and robustness of long, lossy,
crosstalk-impaired
achieving a bit error rate (BER) of 10
Each channel of the DS250DF410 independently
locks to serial data rates in a continuous range from
20.2752 Gbps to 25.8 Gbps or to any supported sub-
rate (÷2 and ÷4), including key data rates such as
10.3125 Gbps and 12.5 Gbps, which allows the
DS250DF410 to support individual lane Forward Error
Correction (FEC) pass-through.
Device Information
PART NUMBER
DS250DF410
ABM (101)
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
TX0P
TX
TX0N
.
.
.
.
.
.
TX3P
TX
TX3N
2.5V or
3.3V
INT_N
(1)
SDA
(1)
SDC
ADDR0
ADDR1
CAL_CLK_OUT
ALL_DONE_N
Float for SMBus Slave
mode, or connect to next
GHYLFH¶V 5($'_EN_N for
GND
SMBus Master mode
Support &
Community
DS250DF410
high-speed
serial
links
-15
or less.
(1)
PACKAGE
BODY SIZE (NOM)
6.00 mm × 6.00 mm
To other open-drain
interrupt pins
To system
SMBus
Address straps
(pull-up, pull-
down, or float)
7R QH[W GHYLFH¶V
CAL_CLK_IN
while

Advertisement

loading
Need help?

Need help?

Do you have a question about the DS250DF410 and is the answer not in the manual?

Questions and answers

Summary of Contents for Texas Instruments DS250DF410

  • Page 1 Single power supply, no low-jitter reference clock 3 Description required, and minimal supply decoupling to reduce The DS250DF410 is a four-channel multi-rate retimer board routing complexity and BOM cost with integrated signal conditioning. It is used to extend the reach and robustness of long, lossy, •...
  • Page 2 NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision C (February 2019) to Revision D Page • Initial Public Release ................................Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 3 The DS250DF410 can be configured either through the SMBus or through an external EEPROM. Up to 16 devices can share a single EEPROM using Common Channel format. A non-disruptive on-chip eye monitor and a PRBS generator/checker allow for in-system diagnostics.
  • Page 4 RXP to RX1P Input None RXN. These inputs need to be AC coupled. (1) High-speed pins do not have short-circuit protection. High-speed pins should be AC-coupled. Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 5 1: 1 kΩ to VDD Refer to Device SMBus Address for more information. In JTAG mode (EN_SMB = 1 kΩ to GND), ADDR1 is JTAG Test Reset (TRS). Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 6 INT_N can be connected in a wired-OR Drain fashion with other device's interrupt pin. A single pull-up resistor in the 2-kΩ to 5-kΩ range is adequate for the entire INT_N net. Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 7 Power supply, VDD = 2.5 V ±5%. TI recommends connecting at least six de- coupling capacitors between the DS250DF410’s VDD plane and GND as C3, C9, D3, D4, D5, D7, close to the DS250DF410 as possible. D8, D9, H3, H4, H5, H7,...
  • Page 8 (2) Steps must be taken to ensure the operating junction temperature range and ambient temperature stay-in-lock range (TEMP LOCK+ TEMP ) are met. Refer to Electrical Characteristics for more details concerning TEMP and TEMP LOCK- LOCK+ LOCK- Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 9 PoR stretch, and SMBus accesses are permitted. (1) From low assertion of READ_EN_N to low assertion of ALL_DONE_N. Does not include Power-On Reset time. Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 10 Input low-level voltage 3.3-V LVCMOS pin (READ_EN_N) (2) To ensure optimal performance, it is recommended to not enable more than two PRBS blocks (checker and/or generator) per device. Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 11 TXNn terminated by 50 Ohms to GND. (3) Measured with an evaluation board which uses microstrip traces and low-loss dielectric with approximately 3 dB insertion loss at 12.9 GHz between the DS250DF410 and the measurement instrument. Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated...
  • Page 12 Pull-up resistor = 1 kΩ, Cb = 50pF (4) Measured with an evaluation board which uses microstrip traces and low-loss dielectric with approximately 3 dB insertion loss at 12.9 GHz between the DS250DF410 and the measurement instrument. Submit Documentation Feedback Copyright ©...
  • Page 13 +3 TEMP Maximum temperature change °C LOCK+ °C/minute, 1.7 liters/sec airflow, 12 above initial CDR lock acquisition layer PCB. temperature. Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 14 7.9 Recommended SMBus Switching Characteristics (Slave Mode) over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS UNIT SDC clock frequency Data hold time 0.75 HD-DAT Data setup time SU-DAT Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 15 (unless otherwise noted) PARAMETER TEST CONDITIONS UNIT TCK clock period TDI, TMS setup time to TCK TDI, TMS hold time to TCK TCK falling edge to TDO Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 16 T = 25°C Figure 5. Typical Sinusoidal Input Jitter Tolerance for Figure 6. Typical Input Jitter Tolerance for 30-dB Channel at 25.78125 Gbps 30-dB Channel at 25.78125 Gbps Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 17 (HEO) and vertical eye opening (VEO). The DS250DF410 is configurable through a single SMBus port. The DS250DF410 can also act as an SMBus master to configure itself from an EEPROM. Up to sixteen DS250DF410 devices can share a single SMBus.
  • Page 18 SNLS456D – MARCH 2016 – REVISED OCTOBER 2019 www.ti.com 8.3 Feature Description 8.3.1 Device Data Path Operation The DS250DF410 data path consists of several key blocks as shown in the functional block diagram. These key circuits are: • Signal Detect •...
  • Page 19 8.3.9 Differential Driver with FIR Filter The DS250DF410 output driver has a three-tap finite impulse response (FIR) filter which allows for pre- and post- cursor equalization to compensate for a wide variety of output channel media. The filter consists of a weighted sum of three consecutive retimed bits as shown in the following diagram.
  • Page 20 = 20 * log ⁄v • Rpst = 20 * log ⁄v Transmitted Bits: 0 Differential Voltage Time [UI] Figure 8. Conceptual FIR Waveform With Post-Cursor Only Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 21 205 mVpp to 1225 mVpp (typical). Note that the output peak-to-peak amplitude is a function of the sum of the absolute values of the taps, whereas the low-frequency amplitude is purely a function of the main-cursor value. Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 22 0.985 1.010 1.040 1.075 1.095 1.125 1.150 1.165 1.190 1.205 1.220 1.225 0.960 0.960 0.960 0.960 0.960 0.960 0.960 0.960 0.960 11.6 0.960 0.960 0.960 0.960 1.165 Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 23 (mainly insertion loss) as well as the equalization capabilities of the downstream receiver. The DS250DF410 receiver, with its highly-capable CTLE and DFE, does not require a significant amount of pre- or post-cursor. The figures below give general recommendations for pre- and post-cursor for different channel loss conditions.
  • Page 24 Figure 11. Guideline for Link Partner FIR Settings When IL ≤ 15 dB Figure 12. Guideline for Link Partner FIR Settings When IL ≤ 25 dB Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 25 8.3.10 Debug Features 8.3.10.1 Pattern Generator Each channel in the DS250DF410 can be configured to generate a 16-bit user-defined data pattern or a pseudo random bit sequence (PRBS). The user defined pattern can also be set to automatically invert every other 16-bit symbol for DC balancing purposes.
  • Page 26 8.3.10.3 Eye Opening Monitor The DS250DF410’s Eye Opening Monitor (EOM) measures the internal data eye at the input of the decision slicer and can be used for 2 functions: 1.
  • Page 27 Table 4. Eye Opening Monitor Full Eye Capture Instructions STEP REGISTER [bits] Operation VALUE DESCRIPTION 0x67[5] Write Disable lock EOM lock monitoring 0x2C[6] Write Set the desired EOM vertical range 0x11[7:6] Write 2'b-- Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 28 The DS250DF410 will report the occurrence of an interrupt through the INT_N pin. The INT_N pin is an open drain output that will pull the line low when an interrupt signal is triggered.
  • Page 29 SMBus master mode allows the DS250DF410 to program itself by reading directly from an external EEPROM. When using the SMBus master mode, the DS250DF410 will read directly from specific location in the external EEPROM. When designing a system for using the external EEPROM, the user needs to follow these specific guidelines: •...
  • Page 30 8.5.1 Bit Fields in the Register Set Many of the registers in the DS250DF410 are divided into bit fields. This allows a single register to serve multiple purposes which may be unrelated. Often, configuring the DS250DF410 requires writing a bit field that makes up only part of a register value while leaving the remainder of the register value unchanged.
  • Page 31 The global registers can be accessed at any time, regardless of whether the shared or channel register set is selected. The DS250DF410 global registers are located on addresses 0xEF-0xFF. The function of the global registers falls into the following categories: •...
  • Page 32 RESERVED RESERVED RESERVED EN_CH7 Select channel 7 (DS250DF810 only) EN_CH6 Select channel 6 (DS250DF810 only) EN_CH5 Select channel 5 (DS250DF810 only) EN_CH4 Select channel 4 (DS250DF810 only) Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 33 Note: EN_CH_SMB must be = 1 or else this function is invalid. EN_CH_SMB 1: Enables SMBUS access to the channels specified in Reg_0xFC 0: The shared registers are selected Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 34 CAL_CLK_IN as the input for the 25MHz CAL_CLK. CAL_CLK_INV_DIS 1: Disable the inversion of CAL_CLK_OUT 0: Normal operation. CAL_CLK_OUT is inverted with respect to CAL_CLK_IN. RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 35 RESERVED RESERVED RESERVED RESERVED RESERVED EECFG_CMPLT 11: Not valid 10: EEPROM load completed EECFG_FAIL successfully 01: EEPROM load failed after 64 attempts 00: EEPROM load in progress Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 36 1: EEPROM load uses Fast I2C Mode (400 kHz) 0: EEPROM load uses Standard I2C Mode (100 kHz) RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 37 This register is used to read the status of internal signal. Select what is observable on this bus using Reg_0x0C[7:4] CDR_STATUS[6] CDR_STATUS[5] CDR_STATUS[4] CDR_STATUS[3] CDR_STATUS[2] CDR_STATUS[1] CDR_STATUS[0] Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 38 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 39 Enable CDR lock signal override with Reg_0x0A[0] REG_CDR_LOCK CDR lock signal override bit RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 40 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 41 DFE_WT1[2] Reg_0x15[7]=1. If Reg_0x15[7]=0, the value defined DFE_WT1[1] here is used as the initial DFE tap 1 DFE_WT1[0] weight during adaptation. Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 42 1: Enables manual DFE tap settings 0: Normal operation RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED DRV_PD 1: Powers down the high speed driver 0: Normal operation RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 43 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 44 1: Enable DFE taps 3-5. DFE_PD must also be set to 0. 0: (Default) Disable DFE taps 3-5. PFD_EN_FD 1: Normal operation. Enable PFD frequency detector. 0: Disable PFD frequency detector. Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 45 0: Normal operation EOM_SEL_RATE_OV 1: Override enable for EOM rate selection 0: Normal operation RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 46 1: Starts EOM counter, self-clearing EOM_COUNT15 MSBs of EOM counter EOM_COUNT14 EOM_COUNT13 EOM_COUNT12 EOM_COUNT11 EOM_COUNT10 EOM_COUNT9 EOM_COUNT8 EOM_COUNT7 LSBs of EOM counter EOM_COUNT6 EOM_COUNT5 EOM_COUNT4 EOM_COUNT3 EOM_COUNT2 EOM_COUNT1 EOM_COUNT0 Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 47 VEO_MIN_REQ_HITS[0] size that is required before the EOM will indicate a hit has occurred. This filtering only affects the VEO measurement. Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 48 RESERVED RESERVED RESERVED PRBS_PATTERN_SEL[2] MSB for the PRBS_PATTERN_SEL field. Lower bits are found on Reg_0x30[1:0]. Refer to the Reg_0x30 description on this table. RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 49 010: 2^11-1 bits PRBS sequence 011: 2^15-1 bits PRBS sequence 100: 2^23-1 bits PRBS sequence 101: 2^31-1 bits PRBS sequence 110: 2^58-1 bits PRBS sequence 111: 2^63-1 bits PRBS sequence Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 50 In adapt mode 3, the register sets the minimum HEO and VEO required for HEO_THRESH[2] CTLE adaption, before starting DFE HEO_THRESH[1] adaption. This can be a max of 15. HEO_THRESH[0] VEO_THRESH[3] VEO_THRESH[2] VEO_THRESH[1] VEO_THRESH[0] Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 51 DFE_MAX_TAP1[2] DFE_MAX_TAP1[1] DFE_MAX_TAP1[0] RESERVED RESERVED HEO_VEO_INT_EN 1: Enable HEO/VEO interrupt capability REF_MODE[1] 11: Normal Operation. Refererence mode 3. REF_MODE[0] RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 52 11: Use for full rate, fastest 10: Use for 1/2 Rate All other values are reserved RESERVED RESERVED START_INDEX[3] Start index for EQ adaptation START_INDEX[2] START_INDEX[1] START_INDEX[0] Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 53 FIR_PD_TX FIR_CN1_SGN Pre-cursor sign bit 1: negative 0: positive RESERVED RESERVED RESERVED RESERVED FIR_CN1[3] Pre-cursor magnitude (Refer to the Programming Guide for FIR_CN1[2] more details) FIR_CN1[1] FIR_CN1[0] Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 54 EQ_ARRAY_INDEX_0_BST2[0] EQ_ARRAY_INDEX_0_BST3[1] EQ_ARRAY_INDEX_0_BST3[0] EQ_ARRAY_INDEX_1_BST0[1] EQ_ARRAY_INDEX_1_BST0[0] EQ_ARRAY_INDEX_1_BST1[1] EQ_ARRAY_INDEX_1_BST1[0] EQ_ARRAY_INDEX_1_BST2[1] EQ_ARRAY_INDEX_1_BST2[0] EQ_ARRAY_INDEX_1_BST3[1] EQ_ARRAY_INDEX_1_BST3[0] EQ_ARRAY_INDEX_2_BST0[1] EQ_ARRAY_INDEX_2_BST0[0] EQ_ARRAY_INDEX_2_BST1[1] EQ_ARRAY_INDEX_2_BST1[0] EQ_ARRAY_INDEX_2_BST2[1] EQ_ARRAY_INDEX_2_BST2[0] EQ_ARRAY_INDEX_2_BST3[1] EQ_ARRAY_INDEX_2_BST3[0] EQ_ARRAY_INDEX_3_BST0[1] EQ_ARRAY_INDEX_3_BST0[0] EQ_ARRAY_INDEX_3_BST1[1] EQ_ARRAY_INDEX_3_BST1[0] EQ_ARRAY_INDEX_3_BST2[1] EQ_ARRAY_INDEX_3_BST2[0] EQ_ARRAY_INDEX_3_BST3[1] EQ_ARRAY_INDEX_3_BST3[0] Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 55 EQ_ARRAY_INDEX_5_BST2[0] EQ_ARRAY_INDEX_5_BST3[1] EQ_ARRAY_INDEX_5_BST3[0] EQ_ARRAY_INDEX_6_BST0[1] EQ_ARRAY_INDEX_6_BST0[0] EQ_ARRAY_INDEX_6_BST1[1] EQ_ARRAY_INDEX_6_BST1[0] EQ_ARRAY_INDEX_6_BST2[1] EQ_ARRAY_INDEX_6_BST2[0] EQ_ARRAY_INDEX_6_BST3[1] EQ_ARRAY_INDEX_6_BST3[0] EQ_ARRAY_INDEX_7_BST0[1] EQ_ARRAY_INDEX_7_BST0[0] EQ_ARRAY_INDEX_7_BST1[1] EQ_ARRAY_INDEX_7_BST1[0] EQ_ARRAY_INDEX_7_BST2[1] EQ_ARRAY_INDEX_7_BST2[0] EQ_ARRAY_INDEX_7_BST3[1] EQ_ARRAY_INDEX_7_BST3[0] EQ_ARRAY_INDEX_8_BST0[1] EQ_ARRAY_INDEX_8_BST0[0] EQ_ARRAY_INDEX_8_BST1[1] EQ_ARRAY_INDEX_8_BST1[0] EQ_ARRAY_INDEX_8_BST2[1] EQ_ARRAY_INDEX_8_BST2[0] EQ_ARRAY_INDEX_8_BST3[1] EQ_ARRAY_INDEX_8_BST3[0] Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 56 EQ_ARRAY_INDEX_10_BST2[0] EQ_ARRAY_INDEX_10_BST3[1] EQ_ARRAY_INDEX_10_BST3[0] EQ_ARRAY_INDEX_11_BST0[1] EQ_ARRAY_INDEX_11_BST0[0] EQ_ARRAY_INDEX_11_BST1[1] EQ_ARRAY_INDEX_11_BST1[0] EQ_ARRAY_INDEX_11_BST2[1] EQ_ARRAY_INDEX_11_BST2[0] EQ_ARRAY_INDEX_11_BST3[1] EQ_ARRAY_INDEX_11_BST3[0] EQ_ARRAY_INDEX_12_BST0[1] EQ_ARRAY_INDEX_12_BST0[0] EQ_ARRAY_INDEX_12_BST1[1] EQ_ARRAY_INDEX_12_BST1[0] EQ_ARRAY_INDEX_12_BST2[1] EQ_ARRAY_INDEX_12_BST2[0] EQ_ARRAY_INDEX_12_BST3[1] EQ_ARRAY_INDEX_12_BST3[0] EQ_ARRAY_INDEX_13_BST0[1] EQ_ARRAY_INDEX_13_BST0[0] EQ_ARRAY_INDEX_13_BST1[1] EQ_ARRAY_INDEX_13_BST1[0] EQ_ARRAY_INDEX_13_BST2[1] EQ_ARRAY_INDEX_13_BST2[0] EQ_ARRAY_INDEX_13_BST3[1] EQ_ARRAY_INDEX_13_BST3[0] Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 57 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 58 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 59 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 60 GRP0_OV_CNT[5] GRP0_OV_CNT[4] GRP0_OV_CNT[3] GRP0_OV_CNT[2] GRP0_OV_CNT[1] GRP0_OV_CNT[0] CNT_DLTA_OV_0 Override enable for group 0 manual data rate selection GRP0_OV_CNT[14] Group 0 count MSB GRP0_OV_CNT[13] GRP0_OV_CNT[12] GRP0_OV_CNT[11] GRP0_OV_CNT[10] GRP0_OV_CNT[9] GRP0_OV_CNT[8] Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 61 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 62 HEO. HEO_LCK_THRSH[1] HEO_LCK_THRSH[0] RESERVED RESERVED FOM_A[6] Alternate Figure of Merit variable A. Max value for this register is 128. FOM_A[5] FOM_A[4] FOM_A[3] FOM_A[2] FOM_A[1] FOM_A[0] Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 63 The value of A is equal to the register value divided by 128 The Alternate FoM = (HEOB)*A*2 + (VEO-C)*(1-A)*2 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 64 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED DFE_POL_2_OBS Primary observation point for DFE tap 2 polarity DFE_WT2_OBS[3] Primary observation point for DFE tap 2 weight DFE_WT2_OBS[2] DFE_WT2_OBS[1] DFE_WT2_OBS[0] Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 65 POST_LOCK_HEO_THR[2] POST_LOCK_HEO_THR[1] POST_LOCK_HEO_THR[0] PRBS_GEN_POL_EN 1: Force polarity inversion on generated PRBS data RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 66 1: Enable signal detect interrupt, observable in channel Reg_0x78[3] 0: Disable signal detect interrupt RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 67 CONT_ADAPT_VEO_CHNG_TH RS[1] CONT_ADAPT_VEO_CHNG_TH RS[0] CONT_ADPT_TAP_INCR[3] Limit for allowable tap increase from the previous base point CONT_ADPT_TAP_INCR[2] CONT_ADPT_TAP_INCR[1] CONT_ADPT_TAP_INCR[0] RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 68 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 69 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED PRBS_ERR_CNT[10] PRBS checker error count PRBS_ERR_CNT[9] PRBS_ERR_CNT[8] PRBS_ERR_CNT[7] PRBS checker error count PRBS_ERR_CNT[6] PRBS_ERR_CNT[5] PRBS_ERR_CNT[4] PRBS_ERR_CNT[3] PRBS_ERR_CNT[2] PRBS_ERR_CNT[1] PRBS_ERR_CNT[0] Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 70 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 71 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED VGA_SEL_GAIN VGA selection bit : 1: VGA high-gain mode 0: VGA low-gain mode (Refer to the Programming Guide for more details) Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 72 1: Force disable DC offset compensation 0: Normal operation EQ_ENABLE 1: Force enable the CTLE 0: Normal operation EQ_DISABLE 1: Force disable the CTLE 0: Normal operation RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 73 Reg_0x7C. PRBS_FIXED[13] PRBS_FIXED[12] PRBS_FIXED[11] PRBS_FIXED[10] PRBS_FIXED[9] PRBS_FIXED[8] RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 74 CP_EN_IDAC_FD[1] See reg_0C for other bits. CP_EN_IDAC_FD[0] RESERVED RESERVED RESERVED RESERVED NOT USED NOT USED NOT USED NOT USED NOT USED NOT USED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 75 DFE_BATHTUB_FOM Enables slope-based bathtub FoM for DFE adaptation CTLE_BATHTUB_FOM Enables slope-based bathtub FoM for CTLE adaptation RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 76 9.1 Application Information The DS250DF410 is a high-speed retimer which extends the reach of differential channels and cleans jitter and other signal impairments in the process. It can be deployed in a variety of different systems from backplanes to front ports to active cable assemblies.
  • Page 77 A single DS250DF410 can be used to support all four egress channels for a 100GbE port. Another DS250DF410 can be used to support all four ingress channels for the same 100GbE ports. Alternatively, a single DS250DF410 can be used to support all egress channels for four 25GbE ports, and another DS250DF410 can be used to support all four ingress channels for the same four 25GbE ports.
  • Page 78 (1) SMBus signals need to be pulled up elsewhere in the system. Figure 17. Front-Port Application Schematic 9.2.1.1 Design Requirements For this design example, the following guidelines outlined in Table 12 apply. Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 79 4. Determine the SMBus address scheme needed to uniquely address each DS250DF410 device on the board, depending on the total number of devices identified in step 2. Each DS250DF410 can be strapped with one of 16 unique SMBus addresses. If there are more DS250DF410 devices on the board than the number of unique SMBus addresses which can be assigned, then use an I2C expander like the TCA/PCA family of I2C/SMBus switches and multiplexers to split up the SMBus into multiple busses.
  • Page 80 Timing Requirements, Retimer Jitter Specifications. For example, if initial CDR lock acquisition occurs at an ambient temperature of 85 ºC, then maintaining CDR lock would require the ambient temperature surrounding the DS250DF410 to be kept above (85 ºC - TEMP LOCK- 9.2.1.3 Application Curves...
  • Page 81 The DS250DF410 has strong equalization capabilities that allow it to recover data over long and/or thin-gauge copper cables. A single DS250DF410 can be used on a QSFP28 paddle card to create a half-active cable assembly which is longer and/or thinner than passive cables. Alternatively, two DS250DF410 devices can be used on a QSFP28 paddle card to create a full-active cable assembly and achieve even longer reach and/or thinner cables.
  • Page 82 ADDR1 down, or float) 25 MHz CAL_CLK_IN CAL_CLK_OUT SMBus Slave ALL_DONE_N READ_EN_N mode 2.5V Minimum recommended 0.1 F (4x) decoupling (2x) Figure 21. Half-Active Cable Application Schematic Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 83 (pull-up, pull- ADDR1 down, or float) CAL_CLK_IN CAL_CLK_OUT SMBus Slave ALL_DONE_N READ_EN_N mode 2.5V Minimum 0.1 F recommended (4x) decoupling (2x) Figure 22. Full-Active Cable Application Schematic Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 84 ADDR[1:0] pins can be left floating for an 8-bit SMBus slave address of 0x44. If using a second DS250DF410, as in the case of a full-active cable assembly, a single pull-up or pull-down resistor can be used on one address pin. For example, with ADDR0 = Float and ADDR1 = 1 kΩ the 8-bit SMBus slave address will be 0x34.
  • Page 85 6. Make provisions in the schematic and layout for a 25 MHz (±100 ppm) single-ended CMOS clock. The DS250DF410 retimer buffers the clock on the CAL_CLK_IN pin and presents the buffered clock on the CAL_CLK_OUT pin. When using two Retimers on a paddle card, only one 25 MHz clock is required. The CAL_CLK_OUT pin of one retimer can be connected to teh CAL_CLK_IN pin of the other retimer.
  • Page 86 9.2.3 Backplane and Mid-plane Applications The DS250DF410 has strong equalization capabilities that allow it to recover data over channels up to 35 dB insertion loss. As a result, the optimum placement for the DS250DF410 in a backplane/mid-plane application is with the higher-loss channel segment at the input and the lower-loss channel segment at the output.
  • Page 87 CAL_CLK_IN CAL_CLK_OUT Output can float ALL_DONE_N SMBus Slave mode READ_EN_N in slave mode 2.5 V Minimum 0.1 F (2x) (4x) recommended decoupling Figure 24. Backplane/Mid-Plane Application Schematic Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 88 4. Determine the SMBus address scheme needed to uniquely address each DS250DF410 device on the board, depending on the total number of devices identified in step 2. Each DS250DF410 can be strapped with one of 16 unique SMBus addresses. If there are more DS250DF410 devices on the board than the number of unique SMBus addresses which can be assigned, then use an I2C expander like the TCA/PCA family of I2C/SMBus switches and multiplexers to split up the SMBus into multiple busses.
  • Page 89 Timing Requirements, Retimer Jitter Specifications. For example, if initial CDR lock acquisition occurs at an ambient temperature of 85 ºC, then maintaining CDR lock would require the ambient temperature surrounding the DS250DF410 to be kept above (85 ºC - TEMP LOCK- 9.2.3.3 Application Curves...
  • Page 90 For differential pair, the typical via configuration is ground-signal-signal- ground. 9. Note that some BGA balls in the DS250DF410 pinout have been de-populated to allow for GND and VDD vias to be placed with ≥1.0 mm via-to-via spacing.
  • Page 91 SNLS456D – MARCH 2016 – REVISED OCTOBER 2019 Layout Example (continued) Figure 26. Layer 1 GND Figure 25. Top Layer Figure 28. VDD Layer Figure 27. Internal Low-Speed Signal Layers Figure 29. Bottom Layer Submit Documentation Feedback Copyright © 2016–2019, Texas Instruments Incorporated Product Folder Links: DS250DF410...
  • Page 92 E2E is a trademark of Texas Instruments. 12.6 Electrostatic Discharge Caution This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
  • Page 93 PACKAGE OPTION ADDENDUM www.ti.com 11-Nov-2021 PACKAGING INFORMATION Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples Drawing Ball material (4/5) DS250DF410ABMR ACTIVE FCCSP 1000 RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 DS250DF4...
  • Page 94 PACKAGE OPTION ADDENDUM www.ti.com 11-Nov-2021 Addendum-Page 2...
  • Page 95 PACKAGE MATERIALS INFORMATION www.ti.com 27-Sep-2024 TAPE AND REEL INFORMATION REEL DIMENSIONS TAPE DIMENSIONS B0 W Reel Diameter Cavity Dimension designed to accommodate the component width Dimension designed to accommodate the component length Dimension designed to accommodate the component thickness Overall width of the carrier tape Pitch between successive cavity centers Reel Width (W1) QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE...
  • Page 96 PACKAGE MATERIALS INFORMATION www.ti.com 27-Sep-2024 TAPE AND REEL BOX DIMENSIONS Width (mm) *All dimensions are nominal Device Package Type Package Drawing Pins Length (mm) Width (mm) Height (mm) DS250DF410ABMR FCCSP 1000 356.0 356.0 36.0 DS250DF410ABMT FCCSP 208.0 191.0 35.0 Pack Materials-Page 2...
  • Page 97 PACKAGE OUTLINE ABM0101A FCBGA - 1.03 mm max height SCALE 2.300 PLASTIC BALL GRID ARRAY BALL A1 CORNER EXPOSED SILICON (2.915) (1.543) (1.014) (3.972) 0.15 C 0.2 C 1.03 MAX SEATING PLANE 0.26 0.08 C 0.15 5 TYP (0.5) TYP SYMM (0.5) TYP SYMM...
  • Page 98 SOLDER MASK NON-SOLDER MASK DEFINED DEFINED (PREFERRED) SOLDER MASK DETAILS NOT TO SCALE 4222100/C 02/2025 NOTES: (continued) 3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99). www.ti.com...
  • Page 99 EXAMPLE STENCIL DESIGN ABM0101A FCBGA - 1.03 mm max height PLASTIC BALL GRID ARRAY (0.5) TYP (0.5) TYP SYMM SYMM SOLDER PASTE EXAMPLE BASED ON 0.1 mm THICK STENCIL SCALE:15X 101X ( 0.25) PCB PAD (R0.05) TYP STENCIL DETAIL SCALE 60.000 4222100/C 02/2025 NOTES: (continued) 4.
  • Page 100 TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated...