Table of Contents
Advertisement
DISPLAY BOARD IC401 AML6226D (AUDIO DSP, DISPLAY CONTROLLER)
Pin No.
Pin Name
1
USBA_ID
2
USBA_VBUS
3
USB VDD3.3
4
USBA_D+
5
USBA_D–
6
USBA VSS3.3
7
USBA txrtune
8
USBA VSS3.3
9
USBA VDD3.3
10
USBB_ID
11
USBB_VBUS
12
USBB VDD3.3
13
USBA_D+
14
USBA_D–
15
USBB VSS
16
USBB txrtune
17
USBB VSS3.3C
18
USBB VDD3.3
19
PLL VDD3.3
20
PLL VSS
21 to 23
656D0 to 656D2
24
VDD3.3
25 to 27
656D3 to 656D5
28
VDD1.2
29, 30
656D6, 656D7
31
DVSS
32
iPod DET
33
iPod Acc Power
Card Vcc
34
OverCurrent DET
35
NC
36
SPI CS
37
SPI HOLD
38
SPI C/M1 D0
39
SPI D/M1 D1
40
SPI Q/M1 D2
41
SPI WP/M1 D3
42
VDD3.3
43, 44
M1 D4, M1 D5
45
DVSS
46, 47
M1 D6, M1 D7
48
M1DQM0
49 to 53
M1 D15, M1 D11
54
VDD3.3
55 to 57
M1 D10 to M1 D8
58
M1DQM1
59
DVSS
60
M1 CLKO
61
M1 CKE
M1 A12, M1 A11,
62 to 69
M1 A9 to M1 A4
70
VDD3.3
71
M1 WE n
72
M1 CAS n
73
M1 RAS n
I/O
I
Not used
I
VBUS (for USB connectior) detection signal input terminal
-
Power supply terminal (+3.3V)
I/O
Two-way USB data (+) bus with the USB connector
I/O
Two-way USB data (–) bus with the USB connector
-
Ground terminal
I
Reference voltage input terminal
-
Ground terminal
-
Power supply terminal (+3.3V)
I
Not used
I
VBUS (for iPod connectior) detection signal input terminal
-
Power supply terminal (+3.3V)
I/O
Two-way USB data (+) bus with the iPod connector
I/O
Two-way USB data (–) bus with the iPod connector
-
Ground terminal
I
Reference voltage input terminal
-
Ground terminal
-
Power supply terminal (+3.3V)
-
Power supply terminal (+3.3V)
-
Ground terminal
I
Digital video data input from the video D/A converter
-
Power supply terminal (+3.3V)
I
Digital video data input from the video D/A converter
-
Power supply terminal (+1.2V)
I
Digital video data input from the video D/A converter
-
Ground terminal
I
iPod connection detection signal input terminal
I
iPod accessory power detection signal input terminal
I
Card power over current detection signal input terminal
-
Not used
O
Chip select signal output to the fl ash ROM
O
Hold signal output terminal
Serial data transfer clock signal output to the fl ash ROM
I/O
Two-way data bus with the SD-RAM
Serial data output to the fl ash ROM
I/O
Two-way data bus with the SD-RAM
Serial data input from the fl ash ROM
I/O
Two-way data bus with the SD-RAM
Write protect signal output terminal
I/O
Two-way data bus with the SD-RAM
-
Power supply terminal (+3.3V)
I/O
Two-way data bus with the SD-RAM
-
Ground terminal
I/O
Two-way data bus with the SD-RAM
O
Data mask signal output to the SD-RAM
I/O
Two-way data bus with the SD-RAM
-
Power supply terminal (+3.3V)
I/O
Two-way data bus with the SD-RAM
O
Data mask signal output to the SD-RAM
-
Ground terminal
O
Clock signal output to the SD-RAM
O
Clock enable signal output terminal
O
Address signal output to the SD-RAM
-
Power supply terminal (+3.3V)
O
Write enable signal output to the SD-RAM
O
Column address signal output to the SD-RAM
O
Row address signal output to the SD-RAM
Description
Not used
Not used
Not used
HCD-SLK1i/SLK2i
57
Hide quick links:
Advertisement
Table of Contents
