Chipset Configuration - Asus DSBF-DM SAS User Manual

Dsbf-dm series
Table of Contents

Advertisement

4.4.2

Chipset Configuration

This menu shows the chipset configuration settings. Select an item then press
<Enter> to display a pop-up menu with the configuration options.
Advanced
Crystal Beach Configure Enable
SERR signal condition
Demand Scrub Enable
Patrol Scrub Enable
4GB PCI Hole Granularity
Memory Branch Mode
Branch 0 Rank Interleave
Branch 0 Rank Sparing
Branch 1 Rank Interleave
Branch 1 Rank Sparing
Enhanced x8 Detection
Force ITK Config Clocking
FBDIMM(s) Thermal Throttling
F1
Help
ESC
Exit
Crystal Beach Configure Enable [Enabled]
Allows you to enable or disable the Configuration/Memory mapped accesses
to the Crystal Beach Configuration space located in Device 8, Fn 0, and Fn 1.
Configuration options: [Disabled] [Enabled]
SERR signal condition [None]
Allows you to select the ECC error that the SERR# asserts.
Configuration options: [None] [Single bit] [Multiple bit] [Both]
Demand Scrub Enable [Enabled]
Enables or disables the Demand Scrubbing.
Configuration options: [Disabled] [Enabled]
Patrol Scrub Enable [Enabled]
Enables or disables the Patrol Scrubbing.
Configuration options: [Disabled] [Enabled]
4GB PCI Hole Granularity [1.0 GB]
Allows you to select the granularity of the PCI hole for PCI resource.
Configuration options: [256 MB] [512 MB] [1.0 GB]
Memory Branch Mode [Interleave]
Allows you to select the memory branch mode.
Configuration options: [Sequential] [Interleave] [Mirror] [Single channel 0]
Branch 0 Rank Interleave [4:1]
Allows you to select the Branch 0 Rank Interleave. This item does not appear when
the Memory Branch Mode is set to [Sequential].
Configuration options: [1:1] [2:1] [4:1]
4-20
PhoenixBIOS Setup Utility
Chipset Configuration
Select Item
↑↓
Select Menu
→←
[Enabled]
[None]
[Enabled]
[Enabled]
[1.0 GB]
[Interleave]
[4:1]
[Disabled]
[4:1]
[Disabled]
[Enabled]
[Disabled]
[Open Loop]
-/+
Change Values
Enter
Select
Sub-Menu
Item Specific Help
Enable Configuration/
Memory mapped accesses
to the CrystalºBeach
Configuration space
located in
Device 8, Fn 0, and Fn 1.
F9
Setup Defaults
F10
Save and Exit
Chapter 4: BIOS setup

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dsbf-dm

Table of Contents