Download Print this page

Advertisement

Quick Links

Using the TPS51100
User's Guide
Literature Number: SLUU201
JULY 2004

Advertisement

loading
Need help?

Need help?

Do you have a question about the TPS51100EVM-001 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Texas Instruments TPS51100EVM-001

  • Page 1 Using the TPS51100 User's Guide Literature Number: SLUU201 JULY 2004...
  • Page 2 User's Guide SLUU201 – JULY 2004 Using the TPS51100 The TPS51100EVM evaluation module (EVM) includes an LDO for DDRI and DDRII memory modules with the necessary termination and reference voltages for DDR Memory modules. The EVM is designed to use a 1.5-V to 3.4-V VDDQ voltage and a 4.75 V to 5.25 V controller core supply to generate the necessary ½...
  • Page 3 www.ti.com Electrical Performance Specifications Electrical Performance Specifications Table 1. Electrical Performance Specifications PARAMETER TEST CONDITIONS MAX UNITS Supply voltage 4.75 5.25 V5IN LDO supply voltage VDDQ Termination voltage VDDQSNS VDDQ VDDQ Termination voltage tolerance VTT(tol) Termination voltage ripple VTT(RIPPLp-p) Termination current VIN LDO VDDQ Reference voltage tolerance...
  • Page 4 www.ti.com Schematic Sleep State Switches Switches SW1 and SW2 select the S5 and S3 sleep states respectively allowing the user to examine the reaction of the TPS51100 controller to these memory sleep states. Resistors R1 and R2 Resistors R1 and R2 allow the user to provide a divided reference voltage to the VDDQSNS pin of the TPS51100.
  • Page 5 www.ti.com Test Set-Up Test Set-Up Figure 3 shows the basic test set up recommended to evaluate the TPS51100EVM. Please note that although all grounds are common, their connections should remain separate as noted in. V5IN 4.75 V 5.25 V − −...
  • Page 6 www.ti.com EVM Assembly Drawing and Layout Memory Cell Reference Voltage Load (LOAD1) LOAD1 is an electronic or resistive load sinking less than 10 mA from the VTTREF pin voltage of 1.25 V (DDRI Mode) or 0.9 V (DDRII Mode). LOAD1 should be connected between pins Vtt_Ref and Vtt_Ref_GND Termination Voltage Load (LOAD2) LOAD2 is an electronic load set in constant current mode capable of sinking 0 A to 3 A of current at 1.25...
  • Page 7 www.ti.com EVM Assembly Drawing and Layout Figure 4. Top Side Component Output (Top View) Figure 6. Top Copper Layer (Top View) Figure 5. Top Silk Screen (Top View) Figure 7. Bottom Copper Layer (Bottom View) SLUU201 – JULY 2004 Using the TPS51100...
  • Page 8 www.ti.com List of Materials List of Materials Table 2. List of Materials REFERNCE DESCRIPTION SIZE PART NUMBER DESIGNATOR C1, C5, C6 Capacitor, ceramic, 10 µF, 6.3 V, X5R, 10% C2012X5R0J106K C2, C3 Capacitor, ceramic, 10 µF, 6.3 V, X5R, 10% 1210 C3225X7R1C106M Capacitor, ceramic, 4.7 µF, 6.3-V, X5R, 10%...
  • Page 9 EVM IMPORTANT NOTICE Texas Instruments (TI) provides the enclosed product(s) under the following conditions: This evaluation kit being sold by TI is intended for use for ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY and is not considered by TI to be fit for commercial use.
  • Page 10 TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products...
  • Page 11 Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Texas Instruments TPS51100EVM-001...

This manual is also suitable for:

Tps51100