Page 2
8. READ the instructions of test equipment throughly before connecting a test equipment to the transceiver. Icom, Icom Inc. and the Icom logo are registered trademarks of Icom Incorporated (Japan) in Japan, the United States, the United Kingdom, Germany, France, Spain, Russia and/or other countries.
Page 4
SECTION 1 SPECIFICATIONS ¤ SPECIFICATIONS D Transmitter D General Rx 156.050–163.275 MHz modulation FM (16K0G3E), DSC (16K0G2B) Less than 56 dBc (Low) Max. audio 1.5 A max. –20°C to +60°C; –4°F to +140°F ø nominal ø range from 300 to 2500 Hz ø...
Page 5
SECTION 2 INSIDE VIEWS CPU CLOCK PHOTO COUPLER (X1) (IC5) • LOGIC-A UNIT FRONT SPEAKER LCD DRIVER (SP1) (IC8) DUAL OP AMP (as a buffer) BACKLIGHT DRIVER (IC2) (Q1) EEPROM (IC3) (IC1) • MAIN-A UNIT <CH70 RX> 1ST IF FILTERs (FI4, 5) <CH70 RX>...
Page 6
SECTION 3 DISASSEMBLY INSTRUCTION • • REMOVING THE CASE REMOVING THE MAIN-A UNIT q Unscrew 4 screws from the bottom of FRONT-A UNIT. q Remove the IC clip from the CHASSIS. w Disconnect 2 cables from the MAIN-A UNIT. Note: When replacing the screws, 10–12 kg of torque e Disconnect the cable from the FRONT-A UNIT, and MUST be applied to ensure waterproof.
Page 7
SECTION 4 CIRCUIT DESCRIPTION 4-1 RECEIVER CIRCUITS ANTENNA SWITCH (MAIN-RX/CH70-RX) • ANT SW (MAIN-RX/CH70-RX) The received signals (RX signals) from the antenna are passed through the LPF (harmonic fi lter) and ANT SW (as LPF (harmonic filter) ANT SW (TX) an LPF in RX).
Page 8
1ST IF CIRCUITS (MAIN-RX) The converted 1st IF signal is passed through two 1st IF The 1st IF circuits consist of 1st mixer, 1st IF fi lter and 1st IF fi lters to remove unwanted signals. The fi ltered 1st IF signal amplifi...
Page 9
RF CIRCUITS (CH70-RX) The filtered RX signal from the trap (BEF; Band Elminate RF circuits for CH70-RX consist of RF fi lters and RF amplifi er Filter) are applied to the RF AMP. The amplifi ed RX signal is (RF AMP), and fi lter and amplify the signal of CH70 (156.525 passed through the 2-pole BPF.
Page 10
2ND IF AND DEMODULATOR CIRCUITS (CH70-RX) The 2nd IF circuits consist of 2nd mixer, 2nd IF filter and • 2nd IF AND DEMODULATOR CIRCUITS (CH70-RX) 2nd IF amplifier, convert the 1st IF signal into the 2nd IF R541 signal, then filter to fi lter 2nd IF signal only and amplify. And the demodulator circuit converts the 2nd IF signal to AF signals.
Page 11
RX AF CIRCUITS (MAIN-RX only) The de-emphasized AF signals are passed through The RX AF circuits consist of AF filter, AF SW, AF the BPF (Q31, 32) and the AF mute SW (IC4, pins amplifi er and AF power amplifi er, and amplify and fi lter 15, 1) then applied to the VR-A UNIT.
Page 12
4-2 TRANSMITTER CIRCUITS TX AF CIRCUITS The MIC AMP is included to an IDC circuit which reduces The TX AF circuits consist of microphone amplifi er (MIC its gain automatically when the high amplitude (=loud AMP), MIC mute SW, IDC circuit and AF fi lters. The IDC voice) signals are applied to the microphone, to prevent (Instant Deviation Control) circuit is an amplifier which over deviation.
Page 13
TX AMPs APC CIRCUIT The TX amplifi ers consist the YGR and power amplifi ers, and The APC (Automatic Power Control) circuit stabilizes transmit output power to prevent the transition of transmit output amplify the TX/CH70-RX VCO output to the transmit output power level, which is caused by load mismatching or heat power level.
Page 14
4-3 FREQUENCY SYNTHESIZER CIRCUITS • RX VCO (Q72, D51–53) VCOs The RX VCO oscillates 134.300 to 141.725 MHz LO signals A VCO is an oscillator whose oscillating frequency is for MAIN-RX. The generated 1st LO signals are applied to controlled by the applied voltage. This transceiver has the 1st mixer (Q22) via the buffer AMPs (Q74, 76), LPF two VCOs;...
Page 15
PLL (Phase Locked Loop) CIRCUIT The frequency-matched signals (VCO output and the The PLL circuit provides stable oscillation for both of the reference frequency signals) are applied to the phase TX and 1st LO frequencies. By comparing fed back VCO comparator and phase-compared.
Page 16
4-5 CPU (LG; IC1) PORT ALLOCATION Pin No. LINE DESCRIPTION PSTB Strobe signal to the PLL IC (M: IC1). Clock signal to the PLL IC (M: IC1). PDATA Serial data to the PLL IC (M: IC1). PSPS Power control signal to the PLL IC (M: IC1) for RX VCO loop. (GND level) PMPS Power control signal to the PLL IC (M: IC1) for TX/CH70-RX VCO loop.
Page 17
SECTION 5 ADJUSTMENT PROCEDURE 5-1 PREPARATION ¤ REQUIRED INSTRUMENTS INSTRUMENT SPECIFICATION INSTRUMENT SPECIFICATION Output voltage : 13.8 V DC Input impedance : More than 50 kΩ Power Supply Digital Voltmeter Current capacity : More than 10 A Measuring range : 0.1–10V Measuring range : 0.1–30 W Frequency range...
Page 18
5-2 ADJUSTMENT ADJUSTMENT ADJUSTMENT ADJUSTMENT OPERATION VALUE CONDITION POINT LOCK VOLTAGE 1 • Channel : 16 • Connect a Digital voltmeter to the CP2 1.1–2.1 V VERIFICATION • Receiving (MAIN-A UNIT). (Verify) (MAIN-RX) (CH70-RX) 2 • Receiving • Connect a Digital voltmeter to the CP1 (MAIN-A UNIT).
Page 19
SECTION 6. PARTS LIST [MAIN-A UNIT] [MAIN-A UNIT] PARTS PARTS DESCRIPTION DESCRIPTION LOCATION LOCATION 1130013980 S.IC MB15F72ULPFT 50.6/30.7 6200013340 S.COI MLG1608S R12J-T 105.3/31.6 1110003201 S.IC TA31136FNG(EL) 35.3/22.4 6200009560 S.COI MLG1608B R10J-T 53.6/79.9 1150002470 IC RA33H1516M1-225 6110001670 COI LA-253 1140013200 S.IC CD4053BPWR 83.5/27.8 6170000231 COI...
Page 20
[MAIN-A UNIT] [MAIN-A UNIT] PARTS PARTS DESCRIPTION DESCRIPTION LOCATION LOCATION R155 7030003680 S.RES ERJ3GEYJ 104 V (100K) 107.3/50.0 R432 7030003600 S.RES ERJ3GEYJ 223 V (22K) 44.8/18.3 R171 7030003680 S.RES ERJ3GEYJ 104 V (100K) 106.0/46.2 R433 7030003560 S.RES ERJ3GEYJ 103 V (10K) 42.2/15.9 R172 7030003680 S.RES ERJ3GEYJ 104 V (100K)
Page 24
[VR-A UNIT] [SQL-A UNIT] PARTS PARTS DESCRIPTION DESCRIPTION LOCATION LOCATION 7210003140 VAR TP96N97N-15SK-10KA-2685 7210003150 VAR TP96N97-15SK-10KB-2685 6510009381 CON B5B-ZR(LF)(SN) 6510009471 CON S3B-ZR(LF)(SN) M.=Mounted side (T: Mounted on the Top side, B: Mounted on the Bottom side) S.=Surface mount 6 - 6...
Page 28
• LOGIC-A UNIT (BOTTOM VIEW) • MAIN-A UNIT C107 C110 C125 ICF3 R104 (BOTTOM VIEW) R102 DSCENC CH16 DTRS MENU BPFV TMUTE TXDET DOWN B7428A SEND SCAN SQLV • SQL-A UNIT VBIAS • VR-A UNIT (BOTTOM VIEW) BPFV (BOTTOM VIEW) DETM TMUTE B7429A...
Page 29
SECTION 9 BLOCK DIAGRAM HM-164B FI3:LTM450EW X2:JTB450C24 Frequency range CERAMIC KEYM KEYM MAIN-RX :156.000-161.450MHz MAIN-RX:156.000-163.425MHz ICF3 FI1:FL-368 MAIN-A UNIT CH70-RX:156.525MHz BPFV FI2:FL-412 Q21:3SK131 FRONT-A UNIT Q22:3SK293 EXT SP XTAL 2ND IF AM P AM P IC9:LA4425A INT SP Q23:KTC3880S 21.7MHz D26,D27,D28: 1SV214x3 AM P...
Page 41
Oct. 2010 [VR-A UNIT] [SQL-A UNIT] PARTS PARTS DESCRIPTION DESCRIPTION LOCATION LOCATION 7210003420 VAR F09117S-6 A10K L15KQ 7210003430 VAR F09117N-8 B10K L15KQ 6510009381 CON B5B-ZR(LF)(SN) 6510009471 CON S3B-ZR(LF)(SN) M.=Mounted side (T: Mounted on the Top side, B: Mounted on the Bottom side) S.=Surface mount...
Need help?
Do you have a question about the IC-M412 and is the answer not in the manual?
Questions and answers