2.2. TVGA8900D True Color Card with IMB SOJ DRAM
DRAN
Trident TVGA8900D Chip
VGA BIOS
Feature Connector
uw
A
VGA Connector
Figure-2 Diagram of TYGA8900D True Color Card, wth 1MB SOJ DRAM.
Jumper settings for 1 MB SOJ DRAM Version.
JUMPER
SETTINGS
- DESCHIPTIONS
Bs
Jl Open *
{Enable ISA bus FIFO & Zero-wait state feature.
,
|Data can be transferred at a fast FIFO &
Jl. J7
J7 Close
Zero-Wait rate.
Jl Close
Disable FIFO & Zero-wait state feature. **
|
]7 Open
J2 (Operational
Open
Non-Interlaced mode, Monitor can scan at
for 512K & 1MB)
sb. TEs
Close *
Interlaced mode, Monitor cannot scan at 48.7KHz
Fon
Enable BIOS Autodetect, BIOS determines to
13
P
operate with 8-bit or 16-bit BIOS interface.
'*
Disable BIOS Autodetect, BIOS will use 8-bit
Close
B
interface
[
JS Close*
|The VGA card is selected to seat in 16-bit slot.
J6 Open *
15, J4, J6
di
JS Open
The VGA card is selected to seat in 8-bit slot. J6
J6 Close
is a 3 x 2 header, 3 jumpers are needed to close.
]4 Close
|
*
Default setting.
** Some motherboards and software, e.g. OS/2, 1024x768-256 Windows Driver, may not be able
to operate at FIFO & Zero-Wait State , in this case, set J1 & J7 to disable FIFO & Zero-Wait
State.
P3
Need help?
Do you have a question about the MultiSync TVGA 8900D and is the answer not in the manual?