Table of Contents
Advertisement
F
e
a
t
u
r
e
s
F
e
a
t
u
r
e
s
•
Supports mPGA Socket 478
Processor
•
Supports Intel Pentium 4 series CPUs
•
Supports up to 400/533 MHz system Bus
•
Two 168-pin DIMM slots for SDRAM memory modules
Memory
•
Two 184-pin DIMM slots for DDR SDRAM memory mod-
ules
•
Support SDRAM up to 133 MHz/DDR up to 266 MHz
memory bus
•
Maximum installed memory is 2GB
Note: You cannot use SDRAM and DDR concurrently.
•
Four 32-bit PCI Master slots (PCI 2~5) and one Slave slot
Expansion Slots
(PCI 1)
•
Supports IDE Ultra DMA bus mastering with transfer rates
of 33/66/100 MB/sec
•
One 4xAGP slot - supports 1.5V 4x AGP card only
•
One CNR (Communications and Networking Riser) slot
AC'97 Audio
The AC 97 Audio codec is compliant with the AC 97 2.2 speci -
Codec
fication, and supports 18-bit ADC (Analog Digital Converter)
and DAC (Digital Analog Converter) resolution as well as 18-bit
stereo full-duplex codec with independent and variable sam-
pling rates. Further features include support for four analog
line-level stereo inputs.
•
Built-in 10BaseT/100BaseTX Ethernet LAN
Built-in Ethernet
•
Integrated Fast Ethernet MAC and full compliance with
LAN (optional)
IEEE 802.3u 100 Base-T specifications and IEEE 802.3x
Full Duplex Flow Control
•
In compliance with ACPI 1.0 and the Network Device
Class Power Management 1.0
•
High Performance achieved by 100Mbps clock generator
and data recovery circuit for 100Mbps receiver
•
Two PS/2 ports for mouse and keyboard
Onboard I/O
•
Two serial ports
Ports
•
One parallel port
•
One MIDI/game port
•
Six USB ports (two back-panel USB 2.0 ports, onboard
USB headers providing maximum four extra ports: header
JUSB2 for USB 2.0 and header USB2 for USB 1.1)
•
Audio jacks for microphone, line-in and line-out
•
Compliant with Universal Serial Bus Specification Revi-
USB 2.0
sion 2.0
(optional
•
Compliant with Intel's Enhanced Host Controller
VT6202)
Interface Specification Revision 0.95
•
Compliant with Universal Host Controller Interface
Specification Revision 1.1
•
PCI multi-function device consists of two UHCI Host
Controller cores for full-/low -speed signaling and one
EHCI Host Controller core for high-speed signaling
•
Root hub consists 4 downstream facing ports with
integrated physical layer transceivers shared by UHCI
and EHCI Host Controller
•
Support PCI-Bus Power Management Interface
Specification release 1.1
2
Advertisement
Table of Contents
