Texas Instruments LP-MSPM0C1104 User Manual page 8

Hardware Design Files
4 Hardware Design Files
4.1 Schematics
RC Filters for ADC or PWM DAC
PA17_A9_BP R1 R7 PA17_A9
0 0
C4
GND
2.2uF
PA18_A7_BP R8 R9 PA18_A7
0 0
C5
GND
2.2uF
5V and 3.3V pullup selector for PA0
3V3
R21
2.2k
1
PA0_BP
2
3
+5V
J6
R18
2.2k
Series resistor helps identify which devices is
pulling down an open-drain bus. MSPM0C LP will
only be able to pull down the bus to about 0.1 *
VDD. Other will be able to pull down to ground.
3.3V pullup selector for PA11
3V3
R3
2.2k
2
1 PA11_BP
J8
PA28_A5
C3
0.47uF
GND
PA0
PA1_NRST
PA2
PA4
PA6
PA11
PA16
2
PA17_A9
1
PA18_A7
J9 PA19
3V3 PA20_A6
PA22_A4
PA23
RESET Button
R2 PA24_A3
S1 47k PA25_A2
PA26_UART_RX_A1
3 4
PA27_UART_TX_A0
C6
1 2
0.01uF
GND GND GND
8 LP-MSPM0C1104 Evaluation Module
BoosterPack Connectors
3V3 J1 J3
1
+3.3V
PA25_A2
2
Analog_In
PA26_UART_RX_A1
3
LP_UART_RX
PA27_UART_TX_A0 SSQ-102-03-F-S
4
LP_UART_TX
PA24_A3
5
GPIO !
PA28_A5
6
Analog In
PA6
7
SPI_CLK
PA22_A4
8
GPIO !
PA11_BP
9
I2C_SCL
PA0_BP
10
I2C_SDA
SSQ-110-03-F-S
R19
PA0
270
R5
PA11
270
Place C2 close to MCU
3V3
C1 C2
U1 uses the VSSOP20 package, however this
10uF 0.1uF
LaunchPad also provisions U2 if the user would
like to use the VQFN20 (MSPM0CxxxRUK)
package.
GND
U1
6
VDD
3
VCORE
4
PA0
5
PA1/RST
8
PA2/ROSC
9
PA4
10
PA6
11
PA11
12
PA16/A8
13
PA17
14
PA18/A7
15
PA19/SWDIO
16
PA20/A6/SWCLK
17
PA22/A4
18
PA23/VREF+
19
PA24/A3
20
PA25/A2
1
PA26/A1
2
PA27/A0
MSPM0L1306SDGS20
Figure 4-1.
Copyright © 2023 Texas Instruments Incorporated
+5V
J2
21 20
5V GND
22 19
GND PWM/GPIO !
18
GPIO !
17
GPIO
16
RST
15
SPI_PICO
GND
14
SPI_POCI
13
SPI_CS/GPIO !
12
SPI_CS/GPIO !
11
GPIO !
SSQ-110-03-F-S
3V3
PA28_A5
PA0
PA1_NRST
C7 PA2
0.1uF PA4
PA6
PA11
PA16
GND PA17_A9
PA18_A7
PA19
PA20_A6
PA22_A4
PA23
PA24_A3
PA25_A2
PA26_UART_RX_A1
PA27_UART_TX_A0
7
VSS
GND
www.ti.com
USER Button
S2
PA16 3
1
GND
PA16
PA17_A9_BP
PA19
PA1_NRST
Power Headers
PA18_A7_BP GND
PA4
PA2 +5V J4
PA23
1
PA20_A6
2
3
J5
GND
LED
J7
LED1
R4
PA4 1 2
470
LTST-C190KRKT
Red
U2
1
PA28/A0_5/TIMA0_C0/UART0_RX/TIMG8_IDX
2
PA0/BEEP/I2C0_SDA/TIMG8_C0/SPI0_CS1/FCC_IN/TIMA_FAL1
3
NRST/PA1/I2C0_SCL/TIMG8_C1/HFCLK_IN/TIMA0_C1
4
VDD
5
VSS
6
P A2/TIMG8_C1/SPI0_CS0/TIMA0_C0/TIMG8_IDX
7
PA4/TIMA0_C0N/SPI0_POCI/LFCLK_IN/HFCLK_IN/TIMA0_C1N
8
PA6/TIMG0_C1/SPI0_SCK/TIMA0_C1/TIMG0_C2/SPI0_CS0/TIMA_FAL0
9
PA11/SPI0_SCK/I2C0_SCL/TIMA_FAL0
10
PA16/A0_8/TIMA0_C1N/SPI0_POCI/TIMG0_C0/FCC_IN
11
PA17/A0_9/UART0_TX/TIMA0_C0N/SPI0_SCK/TIMA0_C2/SPI0_CS1/TIMA0_C3
12
PA18/A0_7/UART0_RX/SPI0_PICO/TIMA0_C1N/CLK_OUT/TIMA0_C3/TIMA0_C3N
13
PA19/SWDIO/SPI0_SCK/SPI0_POCI/TIMA0_C2/TIMG0_C0/UART0_CTS
14
PA20/A0_6/SWCLK/TIMA_FAL1/SPI0_PICO/TIMA0_C2N/TIMA0_C0/UART0_RTS
15
PA22/A0_4/UART0_RX/SPI0_POCI/UART0_RTS/CLK_OUT/TIMA0_C1
16
PA23/UART0_TX/SPI0_CS3/TIMG0_C0/UART0_CTS/TIMA0_C3/TIMG0_C1
17
PA24/A0_3/SPI0_CS2/TIMG0_C1/UART0_RTS/TIMG0_C2/TIMA0_C3N/UART0_RX
18
PA25/A0_2 /TIMG0_C3/UART0_TX/SPI0_PICO/TIMG0_C1/TIMA_FAL2
19
PA26/A0_1 /TIMG8_C0/UART0_RX/SPI0_POCI/BEEP/TIMG0_C0/TIMA_FAL0
20
PA27/A0_0/TIMG8_C1/SPI0_CS3/TIMA0_C0N/UART0_TX/SPI0_POCI/TIMA_FAL2
PAD
MSPM0C1104SRUK
SLAU908 – OCTOBER 2023
Submit Document Feedback
4
2
GND
3V3
1
2
3
GND
GND
21
GND