Table of Contents
Advertisement
Schematic Diagrams
Frame Buffer C
FRAME BUFFER PARTITION C 31..0
8Gb GDDR6 SGRAM C-die
16M x 16bit x 16Banks x 2ch.
IDD7=1073mA
IPP7=31mA
D
Sheet 17 of 69
Frame Buffer C
C
FBVDDQ
B
FBVDDQ
FBVDDQ
A
B - 18 Frame Buffer C
5
4
VRAM=K4Z80325BC-HC14 (16*256M*2CH)
M14A
NORMAL
FBC_D9
B4
DQ0_A
FBC_D8
A3
FBC_D5
DQ1_A
FBC_D15
B3
FBC_D6
DQ2_A
FBC_D10
FBC_D2
B2
DQ3_A
FBC_D13
E3
FBC_D0
DQ4_A
FBC_D12
E2
FBC_D4
DQ5_A
FBC_D14
F2
FBC_D7
DQ6_A
FBC_D11
FBC_D3
G2
DQ7_A
FBC_D1
FBC_EDC1
C2
EDC0_A
FBC_DBI1
D2
FBC_EDC0
DBI0_A
FBC_DBI0
FBC_W CKB01
D4
WCK0_t_A
FBC_W CKB01*
D5
FBC_W CK01
WCK0_c_A
FBC_W CK01*
FBC_D19
x16
x8
FBC_D25
B11
FBC_D18
NC
DQ8_A
FBC_D31
A12
FBC_D17
DQ9_A
NC
FBC_D24
B12
FBC_D21
NC
DQ10_A
FBC_D30
FBC_D22
B13
NC
DQ11_A
FBC_D27
E12
FBC_D20
DQ12_A
NC
FBC_D29
E13
FBC_D16
DQ13_A
NC
FBC_D26
F13
FBC_D23
NC
DQ14_A
FBC_D28
G13
NC
DQ15_A
FBC_EDC2
FBC_EDC3
C13
FBC_DBI2
EDC1_A
GND
FBC_DBI3
D13
DBI1_A
NC
FBC_W CK23
FBC_W CKB23
FBC_W CK23*
D11
WCK1_t_A
NC
FBC_W CKB23*
D10
WCK1_c_A
NC
K4Z80325BC-HC14 (16*256M*2CH)
P/N = 6-04-48032-E32
VRAM
Close or Under DRAM
FBVDDQ
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
C510
C968
C455
C558
C576
C562
C554
C559
C544
C569
C575
FBVDDQ
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
C553
C967
C966
C962
C961
C498
C446
C583
C548
1V8_AON
VRAM
VRAM
VRAM
VRAM
C551
C584
C546
C473
VRAM
C560
5
4
3
FBC_W CK01
16
FBC_W CK01
FBC_W CK01*
16
FBC_W CK01*
FBC_W CK23
16
FBC_W CK23
FBC_W CK23*
16
FBC_W CK23*
FBC_W CKB01
16
FBC_W CKB01
FBC_W CKB01*
M14B
16
FBC_W CKB01*
FBC_W CKB23
16
FBC_W CKB23
FBC_W CKB23*
NORMAL
16
FBC_W CKB23*
M14C
x16
x8
U4
DQ0_B
NC
V3
DQ1_B
NC
U3
DQ2_B
NC
FBC_CMD1
H3
U2
CA0_A
DQ3_B
NC
FBC_CMD13
G11
P3
CA1_A
DQ4_B
NC
FBC_CMD12
G4
CA2_A
P2
DQ5_B
NC
FBC_CMD24
H12
CA3_A
N2
DQ6_B
NC
FBC_CMD11
H5
M2
CA4_A
DQ7_B
NC
FBC_CMD15
H10
CA5_A
FBC_CMD22
J12
CA6_A
T2
EDC0_B
GND
FBC_CMD23
J11
CA7_A
R2
DBI0_B
NC
FBC_CMD0
J4
CA8_A
FBC_CMD2
J3
R4
CA9_A
WCK0_t_B
NC
FBC_CMD10
J5
CABI_A
R5
WCK0_c_B
NC
FBC_CMD14
G10
CKE_A
U11
DQ8_B
V12
DQ9_B
U12
DQ10_B
U13
DQ11_B
P12
DQ12_B
P13
DQ13_B
N13
DQ14_B
FBC_CMD5
L3
CA0_B
M13
DQ15_B
FBC_CMD18
M11
CA1_B
FBC_CMD7
M4
T13
CA2_B
EDC1_B
FBC_CMD20
L12
R13
CA3_B
DBI1_B
FBC_CMD8
L5
CA4_B
FBC_CMD16
L10
CA5_B
R11
WCK1_t_B
FBC_CMD21
K12
CA6_B
R10
WCK1_c_B
FBC_CMD19
K11
CA7_B
FBC_CMD6
K4
CA8_B
FBC_CMD4
K3
CA9_B
FBC_CMD9
K5
CABI_B
K4Z80325BC-HC14 (16*256M*2CH)
FBC_CMD17
M10
P/N = 6-04-48032-E32
CKE_B
VRAM
FBC_CMD3
J1
RESET
K10
CLK_c
16
FBC_CLK0*
J10
CLK_t
16
FBC_CLK0
Around DRAM
VRAM
C511
K4Z80325BC-HC14 (16*256M*2CH)
P/N = 6-04-48032-E32
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
C547
C531
C577
C573
C581
Close or Under DRAM
VRAM
VRAM
VRAM
VRAM
C561
C555
C545
C566
follow common design add
3
2
1
FBC_DBI[3..0]
M14D
16
FBC_DBI[3..0]
FBC_EDC[3..0]
16
FBC_EDC[3..0]
FBC_CMD[24..0]
16
FBC_CMD[24..0]
A11
FBC_D[31..0]
VSS
VDD
16
FBC_D[31..0]
A13
VSS
VDD
A2
VSS
VDD
A4
VSS
VDD
B1
VSS
VDD
B14
VSS
VDD
C10
VSS
VDD
C12
VSS
VDD
FBC_VREFC
K1
C3
VREFC
VSS
VDD
C5
VSS
VDD
D1
VRAM
VSS
VDD
D12
VSS
VDD
R638
D14
VSS
1K_1%_04
D3
VSS
NV_0402
E11
VSS
E4
VSS
F1
VSS
F12
VSS
F14
VSS
VDDQ
F3
VSS
VDDQ
G1
VSS
VDDQ
N5
SNN_FBCL_TCK_M
G12
TCK
T43
VSS
VDDQ
F10
SNN_FBCL_TDI_M
G14
TDI
T42
VSS
VDDQ
N10
SNN_FBCL_TDO_M
G3
TDO
VSS
VDDQ
T41
SNN_FBCL_TMS_M
F5
H11
TMS
VSS
VDDQ
T45
H4
VSS
VDDQ
L11
VSS
VDDQ
L4
VSS
VDDQ
M1
VSS
VDDQ
M12
VSS
VDDQ
M14
VSS
VDDQ
M3
VSS
VDDQ
N1
VSS
VDDQ
N12
VSS
VDDQ
N14
VSS
VDDQ
N3
VSS
VDDQ
P11
VSS
VDDQ
P4
VSS
VDDQ
R1
VSS
VDDQ
J14
FBC_ZQ_1_A
R12
ZQ_A
VSS
VDDQ
K14
FBC_ZQ_1_B
R14
ZQ_B
VSS
VDDQ
R3
VSS
VDDQ
T10
VRAM
VRAM
VSS
VDDQ
T12
R145
R146
VSS
VDDQ
T3
VSS
VDDQ
121_1%_04
121_1%_04
T5
VSS
VDDQ
NV_0402
NV_0402
U1
VSS
U14
VSS
V11
VSS
V13
VSS
V2
VSS
V4
VSS
G5
SNN_FBCL_RFU_A_M
RFU_A
T46
M5
SNN_FBCL_RFU_B_M
RFU_B
VPP
T44
VPP
VPP
VPP
K4Z80325BC-HC14 (16*256M*2CH)
P/N = 6-04-48032-E32
VRAM
10,11,12,13,14,15,18,22,25,27,28,40,63,66,67
1V8_AON
11,12,13,14,15,16,18,22,24,66
FBVDDQ
Title
Title
Title
[17] MEMORY FBC 31..0
[17] MEMORY FBC 31..0
[17] MEMORY FBC 31..0
Size
Size
Size
Document Number
Document Number
Document Number
6-71-NP5H0-D02
6-71-NP5H0-D02
6-71-NP5H0-D02
A3
A3
A3
TGL-H+GN20-E3
TGL-H+GN20-E3
TGL-H+GN20-E3
Date:
Date:
Date:
Thursday, April 08, 2021
Thursday, April 08, 2021
Thursday, April 08, 2021
Sheet
Sheet
Sheet
17
17
17
2
1
FBVDDQ
A1
A14
E10
E5
H13
H2
D
L13
L2
P10
P5
V1
V14
FBVDDQ
B10
B5
C1
C11
C14
C4
E1
E14
F11
F4
H1
H14
J13
J2
K13
K2
L1
C
L14
N11
N4
P1
P14
T1
T11
T14
T4
U10
U5
1V8_AON
A10
A5
V10
V5
B
A
Rev
Rev
Rev
D02
D02
D02
of
of
of
71
71
71
Advertisement
Table of Contents
