Frame Buffer B - Clevo NP70HP Service Manual

Table of Contents

Advertisement

Frame Buffer B

5
FRAME BUFFER PARTITION B 31..0
VRAM=K4Z80325BC-HC14 (16*256M*2CH)
8Gb GDDR6 SGRAM C-die
M12A
16M x 16bit x 16Banks x 2ch.
NORMAL
IDD7=1073mA
IPP7=31mA
FBB_D15
B4
DQ0_A
FBB_D9
A3
D
DQ1_A
FBB_D10
B3
DQ2_A
FBB_D11
B2
DQ3_A
FBB_D13
E3
DQ4_A
FBB_D8
E2
DQ5_A
FBB_D14
F2
DQ6_A
FBB_D12
G2
DQ7_A
FBB_EDC1
C2
EDC0_A
FBB_DBI1
D2
DBI0_A
FBB_W CKB01
D4
WCK0_t_A
FBB_W CKB01*
D5
WCK0_c_A
x16
x8
FBB_D25
B11
NC
DQ8_A
FBB_D26
A12
NC
DQ9_A
FBB_D27
B12
DQ10_A
NC
FBB_D24
B13
DQ11_A
NC
FBB_D29
E12
NC
DQ12_A
FBB_D31
E13
NC
DQ13_A
FBB_D28
F13
DQ14_A
NC
FBB_D30
G13
NC
DQ15_A
FBB_EDC3
C13
EDC1_A
GND
FBB_DBI3
D13
DBI1_A
NC
FBB_W CKB23
D11
WCK1_t_A
NC
FBB_W CKB23*
D10
C
WCK1_c_A
NC
K4Z80325BC-HC14 (16*256M*2CH)
P/N = 6-04-48032-E32
VRAM
Close or Under DRAM
FBVDDQ
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
C936
C904
C906
C938
C905
C907
C937
C412
C186
FBVDDQ
B
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
C516
C184
C192
C935
C472
C397
C238
C304
FBVDDQ
VRAM
VRAM
VRAM
VRAM
C57
C219
C190
C281
A
5
4
3
11
FBB_W CK01
11
FBB_W CK01*
11
FBB_W CK23
11
FBB_W CK23*
11
FBB_W CKB01
M12B
11
FBB_W CKB01*
11
FBB_W CKB23
NORMAL
11
FBB_W CKB23*
x16
x8
FBB_D1
U4
DQ0_B
NC
FBB_D7
V3
DQ1_B
NC
FBB_D6
U3
DQ2_B
NC
FBB_CMD1
H3
FBB_D5
U2
DQ3_B
NC
FBB_CMD13
G11
FBB_D4
P3
DQ4_B
NC
FBB_CMD12
G4
FBB_D0
P2
DQ5_B
NC
FBB_CMD24
H12
FBB_D3
N2
DQ6_B
NC
FBB_CMD11
H5
FBB_D2
M2
DQ7_B
NC
FBB_CMD15
H10
FBB_CMD22
J12
FBB_EDC0
T2
EDC0_B
GND
FBB_CMD23
J11
FBB_DBI0
R2
DBI0_B
NC
FBB_CMD0
J4
FBB_CMD2
J3
FBB_W CK01
R4
WCK0_t_B
NC
FBB_CMD10
J5
FBB_W CK01*
R5
WCK0_c_B
NC
FBB_CMD14
G10
FBB_D18
U11
DQ8_B
FBB_D21
V12
DQ9_B
FBB_D20
U12
DQ10_B
FBB_D22
U13
DQ11_B
FBB_D19
P12
DQ12_B
FBB_D23
P13
DQ13_B
FBB_D17
N13
DQ14_B
FBB_CMD5
L3
FBB_D16
M13
DQ15_B
FBB_CMD18
M11
FBB_CMD7
M4
FBB_EDC2
T13
EDC1_B
FBB_CMD20
L12
FBB_DBI2
R13
DBI1_B
FBB_CMD8
L5
FBB_CMD16
L10
FBB_W CK23
R11
WCK1_t_B
FBB_CMD21
K12
FBB_W CK23*
R10
WCK1_c_B
FBB_CMD19
K11
FBB_CMD6
K4
FBB_CMD4
K3
FBB_CMD9
K5
K4Z80325BC-HC14 (16*256M*2CH)
FBB_CMD17
M10
P/N = 6-04-48032-E32
VRAM
FBB_CMD3
J1
FBVDDQ
Around DRAM
K10
VRAM
VRAM
11
FBB_CLK0*
VRAM
J10
C474
C496
11
FBB_CLK0
C311
FBVDDQ
VRAM
VRAM
VRAM
VRAM
VRAM
VRAM
C411
C405
C578
C580
C497
C306
1V8_AON
Close or Under DRAM
VRAM
VRAM
VRAM
VRAM
VRAM
C198
C233
C187
C200
C189
follow common design add
4
3
2
FBB_W CK01
FBB_DBI[3..0]
M12D
FBB_W CK01*
11
FBB_DBI[3..0]
FBB_W CK23
FBB_EDC[3..0]
FBB_W CK23*
11
FBB_EDC[3..0]
FBB_CMD[24..0]
FBB_W CKB01
11
FBB_CMD[24..0]
FBB_W CKB01*
A11
FBB_D[31..0]
VSS
FBB_W CKB23
A13
11
FBB_D[31..0]
VSS
FBB_W CKB23*
A2
VSS
A4
VSS
B1
VSS
M12C
B14
VSS
C10
VSS
C12
VSS
FBB_VREFC
K1
C3
CA0_A
VREFC
VSS
C5
CA1_A
VSS
D1
CA2_A
VSS
VRAM
D12
CA3_A
VSS
D14
R129
CA4_A
VSS
D3
CA5_A
VSS
1K_1%_04
E11
CA6_A
VSS
NV_0402
E4
CA7_A
VSS
F1
CA8_A
VSS
F12
CA9_A
VSS
F14
CABI_A
VSS
F3
CKE_A
VSS
G1
VSS
N5
SNN_FBBL_TCK_M
G12
TCK
VSS
T31
SNN_FBBL_TDI_M
F10
G14
TDI
VSS
T27
N10
SNN_FBBL_TDO_M
G3
TDO
VSS
T28
F5
SNN_FBBL_TMS_M
H11
TMS
T30
VSS
H4
VSS
L11
VSS
L4
CA0_B
VSS
M1
CA1_B
VSS
M12
CA2_B
VSS
M14
CA3_B
VSS
M3
CA4_B
VSS
N1
CA5_B
VSS
N12
CA6_B
VSS
N14
CA7_B
VSS
N3
CA8_B
VSS
P11
CA9_B
VSS
P4
CABI_B
VSS
R1
CKE_B
VSS
J14
FBB_ZQ_1_A
R12
ZQ_A
VSS
K14
FBB_ZQ_1_B
R14
ZQ_B
VSS
R3
VSS
VRAM
VRAM
T10
VSS
T12
VSS
R102
R103
T3
RESET
VSS
121_1%_04
121_1%_04
T5
VSS
NV_0402
NV_0402
U1
VSS
U14
VSS
V11
CLK_c
VSS
V13
CLK_t
VSS
V2
VSS
V4
VSS
SNN_FBBL_RFU_A_M
G5
RFU_A
T29
M5
SNN_FBBL_RFU_B_M
RFU_B
T32
K4Z80325BC-HC14 (16*256M*2CH)
K4Z80325BC-HC14 (16*256M*2CH)
P/N = 6-04-48032-E32
P/N = 6-04-48032-E32
VRAM
VRAM
10,11,12,13,15,17,18,22,25,27,28,40,63,66,67
11,12,13,15,16,17,18,22,24,66
Title
Title
Title
[14] MEMORY FBB 31..0
[14] MEMORY FBB 31..0
[14] MEMORY FBB 31..0
Size
Size
Size
Document Number
Document Number
Document Number
A3
A3
A3
TGL-H+GN20-E3
TGL-H+GN20-E3
TGL-H+GN20-E3
6-71-NP5H0-D02
6-71-NP5H0-D02
6-71-NP5H0-D02
Date:
Date:
Date:
Thursday, April 08, 2021
Thursday, April 08, 2021
Thursday, April 08, 2021
2
Schematic Diagrams
1
FBVDDQ
A1
VDD
A14
VDD
E10
VDD
E5
VDD
H13
VDD
H2
VDD
L13
D
VDD
L2
VDD
P10
VDD
P5
VDD
V1
VDD
V14
VDD
FBVDDQ
B10
VDDQ
B5
VDDQ
C1
VDDQ
C11
VDDQ
C14
VDDQ
C4
VDDQ
E1
VDDQ
E14
Sheet 14 of 69
VDDQ
F11
VDDQ
F4
VDDQ
H1
VDDQ
H14
Frame Buffer B
VDDQ
J13
VDDQ
J2
VDDQ
K13
VDDQ
K2
VDDQ
L1
VDDQ
C
L14
VDDQ
N11
VDDQ
N4
VDDQ
P1
VDDQ
P14
VDDQ
T1
VDDQ
T11
VDDQ
T14
VDDQ
T4
VDDQ
U10
VDDQ
U5
VDDQ
1V8_AON
A10
VPP
A5
VPP
V10
VPP
V5
VPP
B
A
1V8_AON
FBVDDQ
Rev
Rev
Rev
D02
D02
D02
Sheet
Sheet
Sheet
14
14
14
of
of
of
71
71
71
1
Frame Buffer B B - 15

Advertisement

Table of Contents
loading

Table of Contents