Table of Contents
Advertisement
IC
CXD8384Q (SONY)
C-MOS LTC READER/GENERATOR
-TOP VIEW-
81
82
83
84
85
86
87
88
89
90
GND
91
92
93
94
95
96
97
98
99
100
43 CSVD
VDET
HVGEN
1/16
SK16
42 CSHD
HDSEP
FRMGEN
1/2
P/N
39 BKIN
64 NORM
BACK UP
41 BKO
CONTROL
38 XBK
83
-
86,
TEST
TEST
10
94
-
98,
1-9,11
PATTERN
70
GEN
REGEN
CLOCK
GEN
RELL 1
36 DEMI
DEMO
3/4 DET
35 DMCK
CK
CK
34 BER
33 DATA
32 DCLK
SYNC DET
CK
31 LREV
30 RSYC
26 CTLI
27 FWD
25 LTCI
21 REC
LTC OUT
22 OUT
23 READ
SELECT
1/8
62 XOUT
24 PBTC
20 X1TC
DEMO
1/16
CK
1/16
19 X1BE
1/16
87 ALCK
1/8
1/16 1/2
1/1
92 DCCK
DECS0
13.5M
DECS1
88 CK2M
CLOCK
STBY
89 CK1I
91 CK1O
93 INTE
73 XRES
74 BKUP
14-22
1/1
DLY0-7
DELAY
1/16
DIRCT
OVF
READ
DATA
1/8
R
COUNTER
LTRREV
CK
CTL
DETECT
MUTEA
3/4 DET
CK
P/N
READ
DATA
R
SYNC DET
COUNTER
CK
CR
PIN
I/O
SIGNAL
No.
50
1
I/O
D2
49
2
I/O
D3
48
3
-
V
DD
47
4
-
GND
46
5
I/O
D4
45
6
I/O
D5
44
7
I/O
D6
43
8
I/O
D7
42
9
I
CS
41
10
I
WR
GND
40
11
I
RD
39
12
I
A0
38
13
I
A1
37
14
I
A2
36
15
-
GND
35
16
I
A3
34
17
I
A4
33
18
I
A5
32
19
O
X1BE
31
20
I
X1TC
21
O
REC
22
O
OUT
23
O
READ
24
I
PBTC
25
I
LTCI
APLL
RGREV
SELECT
B
ENCODE
DPLL
(1/320)
&
A
M/32K
PHASE CORRECT
P/N
1/1
RGOUT
RGREV
P/N
PHASE
FL01
CF
CHECK
ALU
1/8
LRALD
TC
RGNLD
LRA
TIMGEN
ERROR
RELLD
LAI
TIMLD
CTL
BYPASS
CTLLD
ROM
LRDLD
X1
X1LD
1/8
CTLREV
NORMAL
A
BYPASS
OR
AUTO
B
PB CF
CHECK
PIN
PIN
I/O
SIGNAL
I/O
SIGNAL
No.
No.
26
I
CTLI
51
I
FRMI
27
I
FWD
52
I
LSHI
28
-
V
DD
53
-
V
DD
29
-
GND
54
-
GND
30
O
RSYC
55
O
LSHO
31
O
LREV
56
O
VCEO
32
O
DCLK
57
I
VCI1
33
O
DATA
58
I
VCI2
34
O
BER
59
O
LTCO
35
I
DMCK
60
O
CFNG
36
I
DEMI
61
I
REF
37
I
K16I
62
O
XOUT
38
O
XBK
63
O
PORT
39
I
BKIN
64
I
NORM
40
-
GND
65
-
GND
41
O
BKO
66
O
NT4F
42
I
CSHD
67
O
PL4F
43
I
CSVD
68
O
PL8F
44
I
HDI
69
O
PM8F
45
O
HDO
70
I
TEST11
46
O
VDO
71
I/O
LRRV
47
O
IFRM
72
O
XINT
48
O
FRAM
73
I
XRES
49
I
DLYI
74
I
BKUP
50
O
DLYO
75
O
INTM
REGEN
UB
REGEN
RGRUN
CSRGTM
TIME
R0OUT
GEN UB
REAL
CSUBG
CSRGTM.CSU(X)
CSREAL.CSTCG
CSCTL.CSLTCR
CSLUBR.CSXITM
CSXIUB.CSSTBY
STBRES.XR06
XR07.XR08
RLRUN
XR06,XR07,XR08
REAL
CSREAL
CTLHSN
BER
DER
OVF
XI-2
XI+2
XIDER
TMRUN
TIME
CSTCG
LTRREV
INTTM
INTCM
INTEM
INTLM
INTXM
INTRM
INTTO
INTCO
INTEO
CTL
CSCTL
INTLO
MUTE
INTXO
INTRO
CTLREV
READ
CSLTCR
TIME
READ
CSLUBR
UB
X1
CSX1TM
TIME
X1
CSX1UB
UB
STANDBY
TIMER
A
CSSTBY
STBRES
INTTM,
INTTO
INTERRUPT
INTCM,
INTCO
INTEM,
INTEO
INTLM,
INTLO
INTXM,
INTXO
INTRM,
INTRO
(V
=+3.3V)
DD
PIN
I/O
SIGNAL
No.
76
O
INTG
77
O
INTL
78
-
V
DD
79
-
GND
80
O
INTC
81
O
INTR
82
O
INTX
83
I
TEST1
84
I
TEST2
85
I
TEST3
86
I
TEST4
87
I
ALCK
88
O
CK2M
89
I
CK1I
90
-
GND
91
O
CK1O
92
O
DCCK
93
I
INTE
94
I
TEST5
95
I
TEST6
96
I
TEST7
97
I
TEST8
98
I
TEST9
99
I/O
D0
100
I/O
D1
D0-D7
99,100,1,2,5-8
A0-A5
12-14,16-18
ADDRESS
CS
9
WR
10
DECODE
RD
11
XW00-05
07,08,09
DLY0-7
K10-2
K20-2
SEPEN
ENCEN
DECS0
DECS1
STBY
P/N
PALM
APLL
VARDT
RISE
MUTE
MUTEA
PHASE
CFOM
FLD1
RECO
RECI
FLAG
RGOUT
OUT0
OUT1
RD0
RD1
DIRCT
CMPST
TMRUN
RLRUN
RGRUN
REAL
BYPAS
AUTO
RGREV
TMMSK
CTMSK
EXMSK
LRMSK
X1MSK
RGMSK
SK16
PM8F 69
NT4F 66
PL4F 67
PL8F 68
XINT 72
INTM 75
INTG 76
INTL 77
MMV
INTC 80
INTX 82
INTR 81
DSR-1/1P/V2
Advertisement
Table of Contents
