Table of Contents
Advertisement
IC
CXD3101R (SONY)
SIGNAL PROCESSOR
-TOP VIEW-
V
DD
110
115
GND
120
125
V
DD
GND
130
135
GND
140
144
PIN
PIN
I/O
SIGNAL
I/O
NO.
NO.
1
I
—
V
37
DD
2
O
REC
38
I
3
I
O
CINV
39
4
I
I/O
JSYC
40
5
I/O
JC0
41
O
6
I
I/O
JC1
42
7
I/O
JC2
43
I
8
I/O
JC3
44
I
9
—
—
GND
45
10
I/O
JC4
46
O
11
I
I/O
JC5
47
12
I/O
48
I
JC6
13
I/O
JC7
49
—
14
—
I/O
JSYY
50
15
I/O
JY0
51
—
16
—
I/O
JY1
52
17
I/O
53
—
JY2
18
—
V
54
—
DD
19
—
—
GND
55
20
I
SPCK
56
I
21
—
I/O
JY3
57
22
—
I/O
JY4
58
23
I/O
JY5
59
I
24
I
I/O
JY6
60
25
I/O
JY7
61
I
26
—
I
FLBKC
62
27
I
I
FLBKY
63
28
I
JOOE
64
I/O
29
I/O
I
JFOE
65
30
—
GND
66
—
31
I
BC1
67
I/O
32
I/O
I
TCK
68
33
I
TD1
69
I/O
34
I/O
I
TENA1
70
35
O
TD0
71
I/O
36
I
VST
72
I/O
14-20
GND
V
DD
NC
NC
GND
V
DD
NC
NC
NC
NC
NC
GND
( V
= +2.7 to +3.3V )
DD
PIN
PIN
SIGNAL
I/O
SIGNAL
I/O
SIGNAL
NO.
NO.
73
109
—
BTRST
—
V
V
DD
BTCK
74
I/O
110
I/O
B1D10
BUP
111
I/O
BTMS
75
I/O
B2D10
B1D11
76
112
I/O
BTDI
I/O
B2D11
B1D12
BTDO
77
I/O
B2D12
113
I/O
B1D13
78
114
I/O
XCS
I/O
B2D13
B1D14
XSCK
79
I/O
115
I/O
B1D15
B2D14
I/O
SPSO
80
I/O
B2D15
116
B1D16
81
117
—
GND
—
GND
GND
SPSI
82
I/O
B2D16
118
I/O
B1D17
83
119
O
XRST
I/O
B2D17
WCK1
XPS
84
O
120
O
B1WS
WCK2
O
NC
85
O
B2WS
121
B1WA0
86
122
O
NC
O
B2WA0
B1WA1
NC
87
O
B2WA1
123
O
B1WA2
124
O
NC
88
O
B2WA2
B1WA3
NC
89
O
125
O
B1WFS
B2WA3
—
V
90
—
V
126
V
DD
DD
91
127
—
GND
—
GND
GND
TRCK
92
O
B2WFS
128
O
B1RFS
129
O
NC
93
O
B2RFS
B1RA3
94
O
130
O
NC
B2RA3
B1RA2
TSI2
95
O
B2RA2
131
O
B1RA1
96
132
O
TSI1
O
B2RA1
B1RA0
TSI0
97
O
B2RA0
133
O
B1RS
134
O
V
98
O
B2RS
RCK1
DD
99
135
I/O
FLTV
O
RCK2
B1D07
BKD7
100
I/O
B2D07
136
I/O
B1D06
101
137
I/O
BKD6
I/O
B2D06
B1D05
GND
102
—
138
—
GND
GND
139
I/O
BKD5
103
O
B2D05
B1D04
104
140
I/O
BKD4
O
B2D04
B1D03
BKD3
105
O
B2D03
141
I/O
B1D02
106
142
I/O
BKD2
O
B2D02
B1D01
BKD1
107
O
143
I/O
B1D00
B2D01
I
BKD0
108
O
B2D00
144
SD
INPUT
BC1
BTCK
BTD1
BTMS
70
BTRST
FLBKC
FLBKY
FLTV
JFOE
65
JOOE
SD
SPCK
SPSO
60
TCK
TD1
TENA1
TRCK
55
TSI0-TSI2
VST
XCS
XPS
50
XRST
XSCK
OUTPUT
45
BTD0
BIRA0-BIRA3/B2RA0-B2RA3
B1RFS/B2RFS
B1RS/B2RS
40
B1WA0-B1WA3/B2WA0-B2WA3
B1WFS/B2WFS
B1WS/B2WS
CINV
RCK1/RCK2
REC
SPSI
TD0
WCK1/WCK2
INPUT/OUTPUT
B1D00-B1D07/B2D00-B2D07
B1D10-B1D17/B2D10-B2D17
BKD0-BKD7
BUP
JC0-JC7
JY0-JY7
DD
JSYC
JSYY
DD
; CROSS CHECK BIT
; JTAG CK
; JTAG DI
; JTAG MS
; JTAG RST
; CHROMA PLAYBACK REFERENCE SIGNAL
; Y PLAYBACK REFERENCE SIGNAL
; FIELD REFERENCE SIGNAL
; FORCED ODD/EVEN
; ORIGINAL ODD/EVEN
; HIGH:SD LOW:HD
; 13.5 MH
CLOCK
Z
; SERIAL DATA
; CROSS CHECK CLOCK
; CROSS CHECK DATA
; CROSS CHECK TEST
; 18.1 MH
CLOCK
Z
; TEST
; CROSS CHECK GROUND
; CHIP SELECT
; POWER SAVE
; RESET
; SERIAL CLOCK
; JTAG DO
; BRAM1/BRAM2 READ ADDRESS
; BRAM1/BRAM2 READ FIELD SELECT
; BRAM1/BRAM2 READ STROBE
; BRAM1/BRAM2 WRITE ADDRESS
; BRAM1/BRAM2 WRITE FIELD SELECT
; BRAM1/BRAM2 WRITE STROBE
; CHROMA LINE SEQUENTIAL
; BRAM1/BRAM2 READ CLOCK
; HIGH:REC, LOW:PB
; SERIAL DATA
; CROSS CHECK DATA
; BRAM1/BRAM2 WRITE CLOCK
; BRAM1/BRAM2 PORT0 DATA
; BRAM1/BRAM2 PORT1 DATA
; BK DATA
; BUP
; CHROMA DATA
; Y DATA
; CHROMA SYNC
; Y SYNC
DSR-1/1P/V2
Advertisement
Table of Contents
