Overview - Espressif Systems ESP32-S2 Hardware Design Manuallines

1. Overview

1. Overview
ESP32-S2 is a highly-integrated, low-power, 2.4 GHz Wi-Fi System-on-Chip (SoC) solution. With its state-of-the-
art power and RF performance, this SoC is an ideal choice for a wide variety of application scenarios relating to
Internet of Things (IoT), wearable electronics and smart home.
At the core of this chip is an Xtensa® 32-bit LX7 CPU that operates at up to 240 MHz. The chip supports application
development, without the need for a host MCU.
ESP32-S2 includes a Wi-Fi subsystem that integrates a Wi-Fi MAC, Wi-Fi radio and baseband, RF switch, RF balun,
power amplifier, low noise amplifier (LNA), etc. The chip is fully compliant with the IEEE 802.11b/g/n protocol and
offers a complete Wi-Fi solution.
ESP32-S2 also integrates advanced calibration circuitries that allow the solution to dynamically adjust itself to
remove external circuit imperfections or adjust to changes in external conditions. As such, the mass production
of ESP32-S2 solutions does not require expensive and specialized Wi-Fi test equipment.
For more information about ESP32-S2, please refer to ESP32-S2 Datasheet.
Espressif Systems 1 ESP32-S2 Hardware Design Guidelines V1.1
Submit Documentation Feedback