Table of Contents
Advertisement
Schematic Diagrams
Processor 2/7- CLK, MISC
Processor Pullups/Pull downs
VCCIO_OUT
Sheet 3 of 46
Processor 2/7-CLK,
MISC
VCCIO_OUT
SSC CLOCK TERMINATION
STUFF R4R15 & R4R12
ONLY WHEN SSC CLOCK
NOT USED
Buffered reset to CPU
Delete, ¥u¯d¤ÀÀ£¡I
B - 4 Processor 2/7- CLK, MISC
Haswell Processor 2/7 ( CLK,MISC,JTAG )
H_PROCHOT#
62_04
R383
10K_04
R363
H_CPUPWRGD_R
TRACE WIDTH 10MIL, LENGTH <500MILS
SKTOCC#
H_CATERR#
R379
*10mil_short
H_PECI_ISO
24,36
H_PECI
VCCST
R382
56_1%_04
H_PROCHOT#_D
41
H_PROCHOT#
H_THRMTRIP_R_N
24
H_THRMTRIP_R_N
22
H_PM_SY NC
H_CPUPWRGD
R364
*10mil_short
H_CPUPWRGD_R
24
H_CPUPWRGD
PMSY S_PWRGD_BUF
VDDPWRGOOD_R
R49
130_1%_04
BUF_CPU_RST#
CPU_RST_N_R
R380
*0_04
R381
*10mil_short
24
CPU_RST_N
28
PCH_CK_DP_N
28
PCH_CK_DP_P
28
PCH_SSC_N
28
PCH_SSC_P
28
CLK_EXP_N
28
CLK_EXP_P
R24
*10K_04
1.05V_LAN_M
VCCST
PCH_SSC_P
PCH_SSC_N
R65
*0_04
R25
*10K_04
C104
C103
*22u_6.3V_X5R_08
*22u_6.3V_X5R_08
BUF_CPU_RST#
R376
*2K_1%_04
23,30
PLT_RST#
R391
*1K_1%_04
U26B
Haswell rPGA EDS
AP32
AP3
MISC
SM_RCOMP_0
SKTOCC
SM_RCOMP_0
AR3
SM_RCOMP_1
SM_RCOMP_1
AN32
AP2
SM_RCOMP_2
CATERR
SM_RCOMP_2
AR27
AN3
CPUDRAMRST#
AK31
PECI
SM_DRAMRST
FC
AM30
AR29
XDP_PRDY#
PROCHOT
PRDY
AM35
AT29
XDP_PREQ#
THERMTRIP
PREQ
AM34
XDP_TCLK
TCK
AN33
XDP_TMS
TMS
AM33
XDP_TRST#
TRST
AT28
AM31
XDP_TDI_R
AL34
PM_SYNC
TDI
AL33
XDP_TDO_R
PWRGOOD
TDO
AC10
AP33
XDP_DBR_R
SM_DRAMPWROK
DBR
AT26
PLTRSTIN
AR30
XDP_BPM0
BPM_N_0
AN31
XDP_BPM1
BPM_N_1
G28
AN29
XDP_BPM2
H28
DPLL_REF_CLKN
BPM_N_2
AP31
XDP_BPM3
DPLL_REF_CLKP
BPM_N_3
F27
AP30
PCH_SSC_N
XDP_BPM4
SSC_DPLL_REF_CLKN
BPM_N_4
PCH_SSC_P
E27
AN28
XDP_BPM5
SSC_DPLL_REF_CLKP
BPM_N_5
D26
AP29
XDP_BPM6
BCLKN
BPM_N_6
E26
AP28
XDP_BPM7
BCLKP
BPM_N_7
2 OF 9
H_PROCHOT#
Q15
G
C107
36
H_PROCHOT_EC
MTN7002ZHS3
R377
47p_50V_NPO_04
100K_04
CAD Note: Capacitor need to be placed
close to buffer output pin
S3 circuit:- DRAM_RST# to memory
should be high during S3
V_VDDQ_DIMM
R399
1K_04
R392
*0_04
Q18
MTN7002ZHS3
CPUDRAMRST#
S
D
R397
1K_04
DDR3_DRAMRST# 9,10
DRAMRST_CNTRL 4,21
R373
C565
4.99K_1%_04
0.047u_10V_X7R_04
4,5,9,10,40
V_VDDQ_DIMM
5,6
VCCIO_OUT
5,26,27,38,41,42
1.05V_LAN_M
2,12,17,20,24,25,27,28,29,31,33,35,37,38,40,42
6,9,10,11,12,19,20,21,22,23,24,26,27,28,29,30,31,32,33,34,35,36,37,41
H_THRMTRIP_R_N
*100_04
CPU_RST_N
*75_04
DDR3 Compensation Signals
SM_RCOMP_0
R387
SM_RCOMP_1
R388
SM_RCOMP_2
R386
PU/PD for JTAG signals
1.05V_LAN_M
R442
* 51_04
R448
* 51_04
R454
* 51_04
1.05V_LAN_M
51_04
R369
51_04
R370
R365
51_04
3.3VS
XDP_TDO_R
R385
1K_04
R366
*100_04
If PROCHOT# is not used,
then it must be terminated
with a 56-£[ +-5% pull-up
resistor to 1.05VS_VTT .
S3 circuit:- DRAM PWR GOOD lCIRCUIT
3.3V
3.3V
C102
V_VDDQ_DIMM
R58
R55
R50
1.82K_1%_04
1
22
PM_DRAM_PWRGD
4
2
U3
R52
3.32K_1%_04
*MC74VHC1G08DFT1G
R53
*10mil_short
G
34,37,40
SUSB
3.3V
3.3VS
1.05V_LAN_M
R368
R374
100_1%_04
75_1%_04
100_1%_04
XDP_PREQ#
XDP_TMS
XDP_TDI_R
XDP_TCLK
XDP_TRST#
XDP_DBR_R
PMSY S_PWRGD_BUF
R51
R54
*39_04
*100K_04
Q2
*MTN7002ZHS3
Advertisement
Table of Contents
