Expansion Connectors; Low Speed Expansion Connector - 96Boards WinLink E850 Hardware User Manual

Table of Contents

Advertisement

Expansion Connectors

Low Speed Expansion Connector

The following tables show the Low Speed Expansion Connector pin out:
PIN
96Boards Signals
1
GND
3
UART0_CTS
5
UART0_TxD
7
UART0_RxD
9
UART0_RTS
11
UART1_TxD
13
UART1_RxD
15
I2C0_SCL
17
I2C0_SDA
19
I2C1_SCL
21
I2C1_SDA
23
GPIO-A
25
GPIO-C
27
GPIO-E
29
GPIO-G
31
GPIO-I
33
GPIO-K
35
+1V8
37
+5V
39
GND
2
GND
4
PWR_BTN_N
6
RST_BTN_N
8
SPI0_SCLK
10
SPI0_DIN
12
SPI0_CS
14
SPI0_DOUT
16
PCM_FS
18
PCM_CLK
20
PCM_DO
22
PCM_DI
24
GPIO-B
26
GPIO-D
28
GPIO-F
30
GPIO-H
32
GPIO-J
34
GPIO-L
36
SYS_DCIN
38
SYC_DCIN
40
GND
WinLink
E850-96Board
WinLink E850 Development Board Signals
GND
LS_UART0_CTS
LS_UART0_TxD
LS_UART0_RxD
LS_UART0_RTS
UART1_TxD
UART1_RxD
I2C0_SCL
I2C0_SDA
I2C1_SCL
I2C1_SDA
GPIO-A
GPIO-C
GPIO-E
GPIO-G
GPIO-I
GPIO-K
VLDO14_PMIC
V_SYS
GND
GND
PWRKEY
SYSRSTB
SPI0_CK
SPI0_MI
SPI0_CS
SPI0_MO
PM_I2S0_SYNC
PM_I2S0_B
PM_I2S0_DO
PM_I2S0_DI
GPIO-B
GPIO-D
GPIO-F
GPIO-H
GPIO-J
GPIO-L
DC_IN
DC_IN
GND
Development Board Hardware User Guide
Note(Exynos 850 pin)
GND
XUSI_CMGP0_CTSN_CSN
XUSI_CMGP0_TXD_DO_SDA0
XUSI_CMGP0_RXD_CLK_SCL0
XUSI_CMGP0_RTSN_DI
UART_DEBUG_1_TxD
UART_DEBUG_1_RxD
XI2C0_SCL
XI2C0_SDA
XI2C1_SCL
XI2C1_SDA
XEINT9/GPA1[1]
XEINT10/GPA1[2]
XEINT11/GPA1[3]
XEINT22/GPA2[6]
XEINT24/GPA3[0]
XEINT26/GPA3[2]
VLDO14_PMIC
GND
GND
PWRON(U2, PMIC)
XEINT17/GPA2[1]
XEINT19/GPA2[3]
XEINT21/GPA2[5]
XEINT23/GPA2[7]
XEINT25/GPA3[1]
XEINT27/GPA3[3]
14/21

Advertisement

Table of Contents
loading

Table of Contents