www.ti.com
User's Guide
Jacinto7 TDA4VE-Q1/TDA4VL-Q1/TDA4AL-Q1 Evaluation
Module (EVM)
1
Introduction.............................................................................................................................................................................3
1.1 Inside the Box....................................................................................................................................................................
Features......................................................................................................................................................................3
1.3 Thermal Compliance..........................................................................................................................................................
Compliance.............................................................................................................................................................4
1.5 EMC, EMI, and ESD Compliance......................................................................................................................................
Interfaces........................................................................................................................................................................5
2.1 Power Inputs......................................................................................................................................................................
Inputs.........................................................................................................................................................................9
Interfaces..........................................................................................................................................................12
Interfaces........................................................................................................................................................14
Details........................................................................................................................................................................17
3.1 Top Level Diagram...........................................................................................................................................................
3.2 Interface Mapping............................................................................................................................................................
Mapping.......................................................................................................................................................19
3.4 GPIO Mapping.................................................................................................................................................................
4 Revision History...................................................................................................................................................................
Table 1-1. REACH Compliance...................................................................................................................................................
Table 2-2. Power Domain Status.................................................................................................................................................
Table 2-3. Power Allocation.........................................................................................................................................................
Table 2-8. Reset Pushbuttons....................................................................................................................................................
Table 3-2. I2C Mapping Table....................................................................................................................................................
SPRUJ69 - DECEMBER 2022
Submit Document Feedback
Table of Contents
List of Figures
[J35].......................................................................................................................................13
List of Tables
MCU_BOOTMODE...........................................................................................11
[LD10]............................................................................................12
Assignment................................................................................................................................15
[J52]...............................................................................................15
[J42]..........................................................................................................................17
..................................................................................................................................19
Copyright © 2022 Texas Instruments Incorporated
Identification..............................................5
Jacinto7 TDA4VE-Q1/TDA4VL-Q1/TDA4AL-Q1 Evaluation Module (EVM)
Table of Contents
3
4
4
8
8
17
19
21
28
7
14
18
4
9
9
9
10
10
11
11
11
12
14
15
16
19
21
1
Need help?
Do you have a question about the Jacinto7 TDA4VE-Q1 and is the answer not in the manual?
Questions and answers