Hardware Design; Mainboard Layout - EPOX P55-KV Manual

Table of Contents

Advertisement

2-1 Mainboard Layout

The P55-KV
is designed with VIA 82C580VPX PCIset chipset which is developed
by VIA Corporation to fully support Pentium Processor PCI/ISA system. The VIA
82C580VPX PCIset chipset provides increased integration and improved performance
designs. The chipset provides an integrated IDE controller with two high perfor-
mance IDE interfaces for up to four IDE devices (hard devices, CD-ROM device, etc).
The Winbond W83877F Super I/O controller provides the standard PC I/O functions
including: floppy interface, two 16 Byte FIFO serial ports and EPP/ECP capable
parallel port. The P55-KV layout is shown in the previous page (left page) for user's
reference. Care must be taken when inserting memory modules, inserting CPU or
even plugging PCI cards into the associated slots to avoid damaging any circuits or
sockets on board. A cooling fan is strongly recommended when installing P54C/
P54CTB/P55C/K5/6x86 processor due to possible overheat.
The P55-KV
supports a minimum of 4MB of System Memory and a maximum of
128MB while L2 Cache can be 256KB/512KB synchronous SRAM Onboard to
increase system performance (Refer to Page 2-6 Cache Memory Configuration for
the details).
The P55-KV
supports standard Fast Page and EDO (Extended Data Out or Hyper
The P55-KV
Page Mode) .
sockets support 1M x 32(4MB), 2M x 32(8MB), 4M x 32(16MB), and 8M x 32(32MB)
single-sided or double-sided memory modules. The memory timing requires 70 ns
Fast page devices or 60 ns EDO DRAM. (DRAM Modules may be parity[x 36] or
non-parity[x 32].
The P55-KV supports Onboard two PCI IDE connectors and BIOS detects IDE
harddisk type automatically.
The P55-KV supports Award Plug & Play BIOS for ISA and PCI cards. The BIOS
can be located in Flash EPROM which is a technology to easily revise/upqrade BIOS
through software.

Hardware Design

Hardware design
R
provides two 72-pin SIMM for memory expansion. The
Chapter 2
2-1

Advertisement

Table of Contents
loading

Table of Contents