10Base-T Configuration Register - Address 1Ch - Cirrus Logic CS8952 Manual

6.20

10BASE-T Configuration Register - Address 1Ch

15 14
7 6
National
LED3 Blink
Compatibility
Enable
Mode
BIT NAME
15:8 Reserved
7 National Compati-
bility Mode
6 LED3 Blink Enable Read/Write 0
5 Enable LT/10
4 SQE Enable
3 Reserved
2 Low Rx Squelch
1 Polarity Disable
62
13 12
5 4
Enable LT/10 SQE Enable
TYPE RESET
Read Only 0000 0000
Read/Write 1
Read/Write 1
Read/Write Reset to the logic
inverse of the
value on the
REPEATER pin.
Read Only 1
Read/Write 0
Read/Write 0
11
Reserved
3
Low Rx
Reserved
Squelch
When set, registers and bits that are not compatible
with the National DP83840 are disabled and writes to
these registers are ignored.
When set, LED3 will blink during auto-negotiation
and will indicate Link Good status upon completion of
auto-negotiation. When clear, LED3 indicates Link
Good status only.
Note: This bit is disabled, and writes to this bit are
ignored when the National Compatibility Mode bit (bit
7) is set.
When set, this bit enables the transmission of link
pulses.
When clear, link pulses are disabled and a good link
condition is forced. If link pulses are disabled during
100 Mb/s operation with auto-negotiation enabled,
the CS8952 will go into 10 Mb/s mode. If operating in
100 Mb/s mode with no auto-negotiation, then clear-
ing this bit has no effect.
When set, and if the CS8952 is in half-duplex mode,
this bit enables the 10BASE-T SQE function. When
the part is in repeater mode, this bit is cleared and
may not be set.
This bit should be read as a don't care and, when
written, should be written to 1.
When clear, the 10BASE-T receiver squelch thresh-
olds are set to levels defined by the ISO/IEC 8802-3
specification. When set, the thresholds are reduced
by approximately 6 dB. This is useful for operating
with "quiet" cables that are longer than 100 meters.
The 10BASE-T receiver automatically determines
the polarity of the received signal at the RXD+/RXD-
input. When this bit is clear, the polarity is corrected,
if necessary. When set, no effort is made to correct
the polarity. Polarity correction will only be performed
during 10BASE-T packet reception.
Note: This bit is disabled, and writes to this bit are
ignored when the National Compatibility Mode bit (bit
7) is set.
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
CS8952
10 9
2 1
Polarity
Jabber Enable
Disable
DESCRIPTION
8
0