Table of Contents
Advertisement
SCHEMATIC DIAGRAM-17
A
MAIN DSP CIRCUIT
DSP.FLAG0
DSP.RST
MTMG
LRCKX
BCKX
SDOE[0-3]
SDIE[0-3]
D[0-31]
ADSPAD
WE2
RE
ADSPCS
DSP.RDY
R301
4.7K
1
DIR
19
OE
X
9
A7
W
8 A6
V
7
A5
U
6
A4
T
5
A3
S
4
A2
R
3 A1
Q
2
A0
IC301
TC74VHC245F
(BUS TRANSCEIVER)
IC21
TC7SH32FU
(2 INPUT OR GATE)
GND
VCC
1 2 3 4 5
1
OE
+3.3D
11
CK
X
9
D7
W
8 D6
V
7
D5
U
6
D4
T
5
D3
S
4
D2
R
3 D1
Q
2
D0
IC302
TC74VHC574F
(D TYPE FLIP- FLOP)
+3.3D
+3.3D
R302
4.7K
C301
0.1
20
20
VCC
VCC
1
DIR
19
OE
B7
11
H
f
9
A7
B6
34
12
G
e
8 A6
B5
13
F
d
7
A5
B4
14
E
c
6
A4
B3
15
D
b
5
A3
B2
16
C
a
4
A2
B1
17
B
Z
3 A1
B0
18
A
Y
2
A0
GND
GND
10
10
IC303
TC74VHC245F
(BUS TRANSCEIVER)
+3.3D C302
0.1
20
VCC
IC22
TC7WH125FU
(DUAL 3 STATE BUFFER)
Q7
12
H
Q6
13
34
G
Q5
14
F
+3.3D
8
Q4
15
E
7
Q3
16
D
6
Q2
17
C
5
Q1
18
B
Q0
19
A
GND
10
A
B
C
D
C303
0.1
A
B
C
D
B7
11
P
B6
12
34
O
B5
13
N
B4
14
M
R303
10K
B3
15
L
B2
16
K
R304
B1
17
J
47
X301
B0
18
I
30MHz
C304
C305
3P
3P
VCC
1
G1
A1
2
G2
Y1
Y2
3
A2
GND
4
Advertisement
Table of Contents
