Samsung R710 Service Manual page 50

Hide thumbs Also See for R710:
Table of Contents

Advertisement

4
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
CHP3_CPUSTP#
CLK0_HCLK0
CHP3_CPUSTP#
CLK0_HCLK0
CHP3_PCISTP#
CLK0_HCLK0#
CHP3_PCISTP#
CLK0_HCLK0#
CHP3_SATACLKREQ#
CLK0_HCLK1
CHP3_SATACLKREQ#
CLK0_HCLK1
CLK3_PWRGD
CLK0_HCLK1#
CLK3_PWRGD
CLK0_HCLK1#
CPU1_BSEL0
CLK1_EXPRESSCARD
CPU1_BSEL0
CLK1_EXPRESSCARD
CPU1_BSEL1
CLK1_EXPRESSCARD#
CPU1_BSEL1
CLK1_EXPRESSCARD#
CPU1_BSEL2
CLK1_MCH3GPLL
CPU1_BSEL2
CLK1_MCH3GPLL
ITM3_CLKREQ#
CLK1_MCH3GPLL#
ITM3_CLKREQ#
CLK1_MCH3GPLL#
LAN3_CLKREQ#
CLK1_MINIPCIE
LAN3_CLKREQ#
CLK1_MINIPCIE
MCH3_CLKREQ#
CLK1_MINIPCIE#
MCH3_CLKREQ#
CLK1_MINIPCIE#
MIN3_CLKREQ#
CLK1_MINIPCIE2
MIN3_CLKREQ#
CLK1_MINIPCIE2
SMB3_CLK
CLK1_MINIPCIE2#
SMB3_CLK
CLK1_MINIPCIE2#
CLK1_PCIEICH
CLK1_PCIEICH
CLK1_PCIEICH#
CLK1_PCIEICH#
CLK1_PCIELAN
CLK1_PCIELAN
CLK1_PCIELAN#
CLK1_PCIELAN#
CLK1_PEG
CLK1_PEG
CLK1_PEG#
CLK1_PEG#
CLK1_SATA
CLK1_SATA
CLK1_SATA#
CLK1_SATA#
CLK3_DBGLPC
C
CLK3_DBGLPC
CLK3_FM48
CLK3_FM48
CLK3_ICH14
CLK3_ICH14
CLK3_PCLKICH
CLK3_PCLKICH
CLK3_PCLKMICOM
CLK3_PCLKMICOM
CLK3_PCLKSIO
CLK3_PCLKSIO
CLK3_PCLKSIO_DS
CLK3_PCLKSIO_DS
CLK3_SIO14
CLK3_SIO14
CLK3_USB48
CLK3_USB48
EXP3_CLKREQ#
EXP3_CLKREQ#
GFX3_27M
GFX3_27M
GFX3_27M_SS
GFX3_27M_SS
CK_Clock_505M
B
CLK0_HCLK0
CLK0_HCLK0
CLK0_HCLK0#
CLK0_HCLK0#
CPU1_A20M#
CPU1_A20M#
CPU1_BPRI#
CPU1_BPRI#
CPU1_CPURST#
CPU1_CPURST#
CPU1_DEFER#
CPU1_DEFER#
CPU1_DPRSTP#
CPU1_DPRSTP#
CPU1_DPSLP#
CPU1_DPSLP#
CPU1_DPWR#
CPU1_DPWR#
CPU1_IGNNE#
CPU1_IGNNE#
CPU1_INIT#
CPU1_INIT#
CPU1_INTR
CPU1_INTR
CPU1_NMI
CPU1_NMI
CPU1_PWRGDCPU
CPU1_PWRGDCPU
CPU1_RS0#
A
CPU1_RS0#
CPU1_RS1#
CPU1_RS1#
CPU1_RS2#
CPU1_RS2#
CPU1_SLP#
CPU1_SLP#
CPU1_SMI#
CPU1_SMI#
CPU1_STPCLK#
CPU1_STPCLK#
CPU1_TRDY#
CPU1_TRDY#
ITP3_DBRESET#
ITP3_DBRESET#
CPU_Penryn_MV_SV
4
3
CLK1_MCLK0
MCH3_EXTTS0#
CLK1_MCLK0
MCH3_EXTTS0#
CLK1_MCLK0#
MCH3_EXTTS1#
CLK1_MCLK0#
MCH3_EXTTS1#
CLK1_MCLK1
CLK1_MCLK1
CLK1_MCLK1#
CLK1_MCLK1#
CLK1_MCLK3
CLK1_MCLK3
CLK1_MCLK3#
CLK1_MCLK3#
CLK1_MCLK4
CLK1_MCLK4
CLK1_MCLK4#
CLK1_MCLK4#
MCH3_DDR_RST#
MCH3_DDR_RST#
MEM1_ABS0
MEM1_ABS0
MEM1_ABS1
MEM1_ABS1
MEM1_ABS2
MEM1_ABS2
MEM1_ACAS#
MEM1_ACAS#
MEM1_AMA(14:0)
MEM1_AMA(14:0)
MEM1_ARAS#
MEM1_ARAS#
MEM1_AWE#
MEM1_AWE#
MEM1_BBS0
MEM1_BBS0
MEM1_BBS1
MEM1_BBS1
MEM1_BBS2
MEM1_BBS2
MEM1_BCAS#
MEM1_BCAS#
MEM1_BMA(14:0)
MEM1_BMA(14:0)
MEM1_BRAS#
MEM1_BRAS#
MEM1_BWE#
MEM1_BWE#
MEM1_CKE0
MEM1_CKE0
MEM1_CKE1
MEM1_CKE1
MEM1_CKE3
MEM1_CKE3
MEM1_CKE4
MEM1_CKE4
MEM1_CS0#
MEM1_CS0#
MEM1_CS1#
MEM1_CS1#
MEM1_CS2#
MEM1_CS2#
MEM1_CS3#
MEM1_CS3#
MEM1_ODT0
MEM1_ODT0
MEM1_ODT1
MEM1_ODT1
MEM1_ODT2
MEM1_ODT2
MEM1_ODT3
MEM1_ODT3
MEM1_VREF
MEM1_VREF
SMB3_CLK
SMB3_CLK
SODIMM_DDR3
CPU1_BSEL0
CPU1_BSEL0
CPU1_BSEL1
CPU1_BSEL1
CPU1_BSEL2
CPU1_BSEL2
CPU1_FERR#
CPU1_FERR#
CPU1_PSI#
CPU1_PSI#
CPU1_THRMTRIP#
CPU1_THRMTRIP#
CPU1_VCCSENSE
CPU1_VCCSENSE
CPU1_VID(6:0)
CPU1_VID(6:0)
CPU1_VSSSENSE
CPU1_VSSSENSE
CPU2_THERMDA
CPU2_THERMDA
CPU2_THERMDC
CPU2_THERMDC
CPU1_THRMTRIP#
GFX3_THERM#
KBC3_PWRGD
3
2
CHP3_DPRSLPVR
CHP3_DPRSLPVR
CLK0_HCLK1
CLK0_HCLK1
CLK0_HCLK1#
CLK0_HCLK1#
CLK1_MCH3GPLL
CLK1_MCH3GPLL
CLK1_MCH3GPLL#
CLK1_MCH3GPLL#
CPU1_DPRSTP#
CPU1_DPRSTP#
CPU1_LOCK#
CPU1_LOCK#
DMI1_TXN_0
DMI1_TXN_0
DMI1_TXN_1
DMI1_TXN_1
DMI1_TXN_2
DMI1_TXN_2
DMI1_TXN_3
DMI1_TXN_3
DMI1_TXP_0
DMI1_TXP_0
DMI1_TXP_1
DMI1_TXP_1
DMI1_TXP_2
DMI1_TXP_2
DMI1_TXP_3
DMI1_TXP_3
KBC3_PWRGD
KBC3_PWRGD
MEM1_VREF
MEM1_VREF
PEG1_RXN(15:0)
PEG1_RXN(15:0)
PEG1_RXP(15:0)
PEG1_RXP(15:0)
PLT3_RST#
PLT3_RST#
VRM3_DDR_PWRGD
VRM3_DDR_PWRGD
MCH_CANTIGA_PM_DDR3
THM3_ALERT#
CPU1_THRMTRIP#
THM3_ALERT#
THM3_STP#
GFX3_THERM#
THM3_STP#
KBC3_PWRGD
Thermal_Sensor_SMSC_Emc2102
2
1
D
CHP3_CL_CLK_0
CHP3_CL_CLK_0
CHP3_CL_DATA_0
CHP3_CL_DATA_0
CHP3_CL_RST#_0
CHP3_CL_RST#_0
CHP3_PM_SYNC#
CHP3_PM_SYNC#
CLK1_MCLK0
CLK1_MCLK0
CLK1_MCLK0#
CLK1_MCLK0#
CLK1_MCLK1
CLK1_MCLK1
CLK1_MCLK1#
CLK1_MCLK1#
CLK1_MCLK3
CLK1_MCLK3
CLK1_MCLK3#
CLK1_MCLK3#
CLK1_MCLK4
CLK1_MCLK4
CLK1_MCLK4#
CLK1_MCLK4#
CPU1_BPRI#
CPU1_BPRI#
CPU1_CPURST#
CPU1_CPURST#
CPU1_DEFER#
CPU1_DEFER#
CPU1_DPWR#
CPU1_DPWR#
CPU1_RS0#
CPU1_RS0#
CPU1_RS1#
CPU1_RS1#
CPU1_RS2#
CPU1_RS2#
CPU1_SLP#
CPU1_SLP#
CPU1_THRMTRIP#
C
CPU1_THRMTRIP#
CPU1_TRDY#
CPU1_TRDY#
DMI1_RXN_0
DMI1_RXN_0
DMI1_RXN_1
DMI1_RXN_1
DMI1_RXN_2
DMI1_RXN_2
DMI1_RXN_3
DMI1_RXN_3
DMI1_RXP_0
DMI1_RXP_0
DMI1_RXP_1
DMI1_RXP_1
DMI1_RXP_2
DMI1_RXP_2
DMI1_RXP_3
DMI1_RXP_3
MCH3_CLKREQ#
MCH3_CLKREQ#
MCH3_CL_VREF
MCH3_CL_VREF
MCH3_DDR_RST#
MCH3_DDR_RST#
MCH3_ICHSYNC#
MCH3_ICHSYNC#
MEM1_ABS0
MEM1_ABS0
MEM1_ABS1
MEM1_ABS1
MEM1_ABS2
MEM1_ABS2
MEM1_ACAS#
MEM1_ACAS#
MEM1_AMA(14:0)
MEM1_AMA(14:0)
MEM1_ARAS#
MEM1_ARAS#
MEM1_AWE#
MEM1_AWE#
MEM1_BBS0
MEM1_BBS0
MEM1_BBS1
MEM1_BBS1
MEM1_BBS2
MEM1_BBS2
MEM1_BCAS#
MEM1_BCAS#
MEM1_BMA(14:0)
MEM1_BMA(14:0)
MEM1_BRAS#
MEM1_BRAS#
MEM1_BWE#
MEM1_BWE#
MEM1_CKE0
MEM1_CKE0
B
MEM1_CKE1
MEM1_CKE1
MEM1_CKE3
MEM1_CKE3
MEM1_CKE4
MEM1_CKE4
MEM1_CS0#
MEM1_CS0#
MEM1_CS1#
MEM1_CS1#
MEM1_CS2#
MEM1_CS2#
MEM1_CS3#
MEM1_CS3#
MEM1_ODT0
MEM1_ODT0
MEM1_ODT1
MEM1_ODT1
MEM1_ODT2
MEM1_ODT2
MEM1_ODT3
MEM1_ODT3
PEG1_TXN(15:0)
PEG1_TXN(15:0)
PEG1_TXP(15:0)
PEG1_TXP(15:0)
A
SAMSUNG
ELECTRONICS
1
SRP Sheet Number: 8 of 78

Advertisement

Table of Contents
loading

Table of Contents