DAEWOO ELECTRONICS DSL-19M1WCD Service Manual page 53

Lcd combo
Table of Contents

Advertisement

Pin
Symbol
I/O
No.
1
INN
I/O
2
CMP
O
3
LOAD
I/O
4
CTOSC
I/O
5
TIMER
I/O
6
ONOFF
7
GND
I/O
8
NOUT2
O
9
NOUT1
O
10
VDD
11
PWMOUT
O
12
CTPWM
I/O
13
PWMDC
14
CLAMP
15
ISEN
16
MODSEL
O
The inverting input of the error amplifier.
Output of the error amplifier.
A switch that connected to the high frequency triangle wave generator.
This switch is open while ISEN pin <1.3V. An external resistor connected
here may change the operation frequency of CTOSC in open load situation.
An external capacitor connected here can set the frequency of high
frequency PWM controller.
With internal reference current and an external capacitor connected here
can set the required period of starting and the timing of initialization. The
controller is forced to reset mode while TIMER<0.3V. During reset mode,
a~60uA current will flow into the INN pin to reduce the output level of the
error amplifier CMP to turn off the controller. The latched off protection
function will be enable after this node is charged to>2.5V. System is latched
off if any abnormal operation is detected if pin TIMER>2.5V.
The output current of this pin is 20uA when TIMER<0.3V.
The output current becomes to 1uA when TIMER>0.3V.
I
The control pin of turning on or off the IC.1V threshold with an internal 80K
±15% ohm pull-low resistor.
The ground pin of the device.
The number 2 output driver for driving the NMOSFET switch.
The number 1 output driver for driving the NMOSFET switch.
I
The power supplies pin of the device.
The output pin of low frequency PWM generator. A 2.5V or floating two
state output is provided through this pin.
The internal circuit limits the max. Duty-cycle to ~92%.
With the internal reference current and an external capacitor connected
here can set the operation frequency of low frequency PWM generator with
1.0V~2.5V triangle wave output.
I
Low frequency PWM controlling input. A PWM output comes out by
comparing this DC input and the 1.0~2.5V triangle wave that is generated
by CTPWM.
I
Over voltage clamping. If a>2.0V voltage is detected. A~60uA current will
flow into the INN pin to reduce the output of the error amplifier pin CMP to
regulate the output voltage.
I
Load current detection pin, the open load situation is detected if a less than
1.3V input is sensed.
To set the output polarity of the low frequency PWM controller.
Descriptions
52

Advertisement

Table of Contents
loading

Table of Contents