Table of Contents

Advertisement

Schematic Diagrams

PS8625

PS8625
D
Sheet 11 of 31
PS8625
C
GND
B
A
B - 12 PS8625
5
4
VDDIO
VDDIO
LVDS
LVDS
LVDS
L29
R80
R79
*HCB1005KF-121T20
*10K_04
*10K_04
3.3VS
6-19-31001-247
VDDIO
1
2
PS8625_PD#
RST#
LVDS
LVDS
LVDS
LVDS
LVDS
C272
C273
C276
C56
C52
*0.47u_10V_Y5V_04
*1u_6.3V_X5R_04
*22u_6.3V_X5R_06
*1u_6.3V_X5R_04
*2.2u_6.3V_X5R_04
GND_PS8625
GND_PS8625
LVDS
3.3VS
L10
VDDIOX
*HCB1005KF-121T20
PWMI: 0~100KHz, 0~100% duty cycle
1
2
LVDS
LVDS
GPU
VDDRX
C58
C45
PWM
*0.47u_10V_Y5V_04
*4.7u_6.3V_X5R_06
PIN13/14
AUXn
LVDS
LVDS
LVDS
AUXp
C293
L9
L30
*0.01u_16V_X7R_04
*BCNR3010C-2R2M
*HCB1005KF-121T20
TX_LANE0p
SW_OUT
1
2
VDD12
1
2
VDDRX
TX_LANE0n
PIN6
6-19-41001-019
LVDS
LVDS
TX_LANE1p
C36
C286
TX_LANE1n
GND_PS8625
*4.7u_6.3V_X5R_06
*1u_6.3V_X5R_04
HPD
[3,12]
GND_PS8625
Power On Configuration
EDP_BRIGHTNESS
LVDS
R373
*4.7K_04
RLV_CFG
LVDS
R374
*4.7K_04
VDDIO
[3]
EDP_AUXN
RLV_CFG: LVDS color depth and data mapping selection, internal pull-down ~80K
L: 8-bit LVDS, VESA mapping
[3]
EDP_AUXP
M: 8-bit LVDS, JEIDA mapping
H: 6-bit LVDS, both VESA and JEIDA mapping
RLV_LNK
LVDS
R375
*4.7K_04
VDDIO
RLV_LNK: LVDS single link or dual link selection, internal pull-down ~80K
L: Single link LVDS
[3]
EDP_TXP_0
H: Dual link LVDS
[3]
EDP_TXN_0
LVDS_PLVDD_EN
LVDS
R356
*4.7K_04
VDDIO
I2C_ADDR: I2C Slave address selection, internal pull-down ~80K
L: 0x10h~0x1Fh
H: 0x90h~0x9Fh
[3]
EDP_TXP_1
[3]
EDP_TXN_1
[16]
SMC_EDP_CLK
[16]
SMD_EDO_DAT
5
4
3
VDDIO
VDDIO
LVDS
LVDS
C281
C17
VDDIO
*0.1u_10V_X7R_04
*0.1u_10V_X7R_04
PIN50
PIN38
GND_PS8625
GND_PS8625
*20mil short-p
GND
LVDS
R368
GND_PS8625
LVDS
U2
GND_PS8625
DAUXn
1
LVDS
LVDS
DAUXn
DAUXp
2
C294
C291
DAUXp
GND_PS8625
3
*0.1u_10V_X7R_04
*4.7u_6.3V_X5R_06
GND_PS8625
GND
DRX0p
4
DRX0p
near pin 6
DRX0n
5
*PS8625_12A
PIN6
DRX0n
6
VDDRX
VDDRX
DRX1p
7
DRX1p
DRX1n
8
DRX1n
RST#
9
RST#
PS8625_PD#
10
PD#
LVDS
R367
*1K_04
HPD
11
EDP_HPD
HPD
PANEL_PWM
12
[12]
PANEL_PWM
PWMO
VDDIOX
13
VDDIOX
VDDIOX
VDDIOX
14
VDDIOX
VDDIOX
GND_PS8625
57
GND_PS8625
Epad
PANEL_PWM
eDP_A
R372
0_04
LVDS
C46
*0.1u_10V_X7R_04
DAUXn
LVDS
C47
*0.1u_10V_X7R_04
DAUXp
eDP_A
R82
0_04
DP_AUX#
[12]
eDP_A
R83
0_04
DP_AUX
[12]
VDD12
LVDS
C48
*0.1u_10V_X7R_04
DRX0p
LVDS
C49
*0.1u_10V_X7R_04
DRX0n
eDP_A
R84
0_04
DP_TXP0
[12]
eDP_A
R85
0_04
DP_TXN0
[12]
LVDS
C50
*0.1u_10V_X7R_04
DRX1p
LVDS
C51
*0.1u_10V_X7R_04
DRX1n
eDP_A
R86
0_04
DP_TXP1
[12]
eDP_A
R87
0_04
DP_TXN1
[12]
GND_PS8625
LVDS
R27
*0_04
CSCL/MSCL
LVDS
R35
*0_04
CSDA/MSDA
3
2
1
(Odd)
LVDS-L0N
[12]
LVDS-L0P
[12]
LVDS-L1N
[12]
LVDS-L1P
[12]
LVDS-L2N
[12]
LVDS-L2P
[12]
LVDS-LCLKN
[12]
LVDS-LCLKP
[12]
PWM_IN
LVDS
R29
*0_04
EDP_BRIGHTNESS
[8]
LVDS
R28
*0_04
BRIGHTNESS
[16]
PS8625
LVDS
R364
6-03-08625-030
*100K_04
42
LVDS-U0N
[12]
TA1n
41
TA1p
LVDS-U0P
[12]
40
(Even)
LVDS-U1N
[12]
TB1n
39
TB1p
LVDS-U1P
[12]
38
VDDIO
VDDIO
37
TC1n
LVDS-U2N
[12]
36
TC1p
LVDS-U2P
[12]
35
TCK1n
LVDS-UCLKN
[12]
34
TCK1p
LVDS-UCLKP
[12]
33
LVDS_PLVDD_EN
[12]
ENPVCC/I2C_ADDR
32
TD1n
31
TD1p
30
DDC_SDA
P_DDC_DATA
[12]
29
P_DDC_CLK
[12]
DDC_SCL
GND_PS8625
GND_PS8625
ENBLT
[12]
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
[8,9,12,13,14,15,17,18,19,20]
3.3VS
Title
Title
Title
[11] PS8625 (eDP to LVDS)
[11] PS8625 (eDP to LVDS)
[11] PS8625 (eDP to LVDS)
Size
Size
Size
Document Number
Document Number
Document Number
6-71-W51P0-D03
6-71-W51P0-D03
6-71-W51P0-D03
Custom
Custom
Custom
SCHEMATIC1
SCHEMATIC1
SCHEMATIC1
Date:
Date:
Date:
Friday, May 20, 2016
Friday, May 20, 2016
Friday, May 20, 2016
Sheet
Sheet
Sheet
2
1
D
C
B
A
Rev
Rev
Rev
3.0
3.0
3.0
11
11
11
of
of
of
32
32
32

Advertisement

Table of Contents
loading

Table of Contents