Table of Contents
Advertisement
Schematic Diagrams
RTD2168-CG, CRT
CRT
EP Mode
Pin2, Pin3 should be connected to EC for EP mode
I2C protocol is used
D
RTD2168 Slave Address:
0x64/0x65
From EC
Sheet 13 of 31
VGA_VS
RTD2168-CG, CRT
C
VGA_HS
B
A
B - 14 RTD2168-CG, CRT
5
4
CPU
[3]
VGA_HPD
[3]
VGA_AUX_CH_N
[3]
VGA_AUX_CH_P
[3]
VGA_LANE0N
[3]
VGA_LANE0P
[3]
VGA_LANE1N
[3]
VGA_LANE1P
3.3VS
R354
*4.7K_04
R355
*4.7K_04
CSDA
[16]
CSDA
CSCL
[16]
CSCL
5VS_CRT
R339
*4.7K_04
U16
*U74LVC1G125G-AL5-R
VGA_VS_R
2
4
R13
100K_04
VGA_HPD
R340
0_04
CSCL
CSDA
3.3VS
VGA_SCL
5VS_CRT
3.3VS
R10
*4.7K_04
VGA_SDA
U18
C8
*U74LVC1G125G-AL5-R
VGA_VS
0.1u_16V_Y5V_04
2
4
VGA_HS_R
VGA_HS
R345
0_04
10u_6.3V_X5R_06
DAC_RED
L8
*0402_short
DAC_GREEN
L5
*0402_short
DAC_BLUE
L2
*0402_short
R59
R30
R11
C35
C18
C4
GND
GND
GND
GND
GND
GND
GND
5
4
3
Embedded LDO
Select VCCK_V12 source from external 1.2V or embedded LDO
3.3VS
VGA_HPD
AUX_CH_N
Ra
C19
0.1u_10V_X5R_04
R67
AUX_CH_P
C20
0.1u_10V_X5R_04
4.7K_04
Ra R156 pull up
VCCK_V12 from LDO enable
Rb R157 pull down VCCK_V12 from external
C14
0.1u_10V_X5R_04
LANE0_N
1.2V_LDO_EN
C16
0.1u_10V_X5R_04
LANE0_P
LDO_EN(PIN21)
C9
0.1u_10V_X5R_04
LANE1_N
R66
0
Rb
C11
0.1u_10V_X5R_04
LANE1_P
*4.7K_04
VCCK_V12 from
External 1.2V
R24
12K_1%_04
C22
0.1u_16V_Y5V_04
U1
1
24
AVCC33
HPD
AVCC_33
2
23
POL2_SDC
SMB_SCL
POL2_SCL
C29
3
22
POL1_SDA
SMB_SDA
POL1_SDA
0.1u_16V_Y5V_04
RTD2168
4
21
1.2V_LDO_EN
VGA_SCL
LDO_EN
5
20
DVCC_33
DVCC_33
6
19
VCCK_V12
VGA_SDA
VCCK_12
7
18
VSYNC
XO
C28
8
17
HSYNC
XI/CKIN
0.1u_16V_Y5V_04
R55
RTD2168-CG
4.7K_04
VDD_DAC_33
C5
C13
0.1u_16V_Y5V_04
DAC_RED
DAC_GREEN
DAC_BLUE
J_CRT1
DS15146BAC067
FRED_L
L6
FCM1005MF-600T01
FRED
1
9
24 mil
FGRN_L
L4
FCM1005MF-600T01
FGRN
2
10
FBLU_L
L1
FCM1005MF-600T01
FBLU
3
11
4
12
C24
C15
C3
C2
C10
C21
5
13
VGA_HSYNC
R346
36_1%_04
6
14
VGA_VSYNC
R341
36_1%_04
7
15
8
C263
C262
GND
GND
GND
GND
GND
GND
CRT Port
H=3
PN:6-20-14X60-015
3
2
1
POWER
3.3VS
L7
AVCC33
FCM1005MF-600T01
C26
*1u_6.3V_X5R_04
3.3VS
L3
1
VDD_DAC_33
VCCK_V12 from
FCM1005MF-600T01
C7
Embedded LDO
*1u_6.3V_X5R_04
Mode Configure Table(Power On Latch)
RTD2168 Supports three operation mode for system design.
Reserve 4.7K resistor pull high/low for mode selection
ROM ONLY Mode
: PIN22 pull low, PIN23 pull high
EP Mode
: PIN22 pull high, PIN23 pull low
EEPROM Mode
: PIN22 pull high, PIN23 pull high
POL1_SDA (PIN22)
0
1
C31
0
X
EP MODE
10u_6.3V_X5R_06
POL2_SCL
3.3VS
(PIN23)
1
ROM ONLY MODE EEPROM MODE
3.3VS
C30
POL1_SDA
0.1u_16V_Y5V_04
R68
*4.7K_04
C34
R53
4.7K_04
2.2u_6.3V_X5R_04
POL2_SDC
R69
4.7K_04
R54
*4.7K_04
R61
3.3VS
*4.7K_04
5VS_CRT
5VS
D27
RB751S-40C2
C
A
R349
R8
2.2K_04
2.2K_04
VGA_SDA
VGA_HS_R
VGA_VS_R
VGA_SCL
C268
C1
[8,9,11,12,14,15,17,18,19,20]
3.3VS
[10,12,17,18,20]
5VS
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
Title
Title
Title
[13] RTD2168-CG(DDI to CRT), CRT
[13] RTD2168-CG(DDI to CRT), CRT
[13] RTD2168-CG(DDI to CRT), CRT
Size
Size
Size
Document Number
Document Number
Document Number
6-71-W51P0-D03
6-71-W51P0-D03
6-71-W51P0-D03
Custom
Custom
Custom
SCHEMATIC1
SCHEMATIC1
SCHEMATIC1
Date:
Date:
Date:
Friday, May 20, 2016
Friday, May 20, 2016
Friday, May 20, 2016
Sheet
Sheet
Sheet
13
13
13
2
1
D
C
B
A
Rev
Rev
Rev
3.0
3.0
3.0
of
of
of
32
32
32
Advertisement
Table of Contents
