Sony STR-DN840 Service Manual page 61

Multi channel av receiver
Hide thumbs Also See for STR-DN840:
Table of Contents

Advertisement

• IC Pin Function Descriptions
DIGITAL BOARD (4/8) IC2100 MB9AF156NPMC-G-JNE2 (SYSTEM CONTROL)
Pin No.
Pin Name
1
VCC
2
EVOL_CLK
3
EVOL_DATA
4
HP_DET
5
No_Use
6
V_SEL_SW2
7
V_SEL_SW1
8
V_MUTE
9
FL_ENABLE
10
TUNER_CLK
11
TUNER_MOSI
12
TUN_RDS_SIGNAL
13
TUNER_CE
14
DIR FSRATE
15
DAC_IIC_SDL
16
DAC_IIC_SCA
17
DIR_INT
18
DIR_XSTATE
19
DIR_SIGNAL
20
DIR_RST
21
DIR_CE
22
DIR_MISO
23
DIR _SPIO
24
DIR_MOSI
25
VSS
26
VCC
27
DSP_INT
28
DSP_SFLASH_HOLD
29
DSP_RST
30
NW_ADC_RST
31
DSP_NPCM
32
DSP_ERROR
33
C
34
VSS
35
VCC
36
HDMI_CECOUT
37
DSP_SPICS
38
INITX
39
DSP_MISO
40
DSP_MOSI
41
DSP_SPICLK
42
VCOM_RESET
43
No_Use
44
VCOM_SDA (OUT)
45
MU UART IN
46
MD1
47
MD0
48
X0
49
X1
50
VSS
51
VCC
52
INPUT_JOG
53
FL_LAT
54
FL_DATA
I/O
-
Power supply pin (+3.3V)
O
Serial data transfer clock signal output to the electrical volume
O
Serial data output to electrical volume
I
Headphone detection signal input
-
Not used
O
Composite video output signal switch
O
Composite video output signal switch
O
Video muting control signal output to the video amplifi er
I
Enable control for FL DISPLAY DRIVER IC
O
Serial data transfer clock signal output to the tuner (FM/AM)
I/O
Serial data output to the tuner (FM/AM)
I
RDS data signal input (for destination that support RDS only)
O
Serial data latch pulse signal output to the tuner (FM/AM)
I
Sampling rate frequency from the digital audio interface receiver
I
IIC clock signal input from the D/A converter
I/O
IIC data input from the D/A converter
I
DIR interrupt
I
Clock selection signal input from the digital audio interface receiver
I
Audio serial data input from the digital audio interface receiver
O
Reset signal output to the digital audio interface receiver
O
Chip enable signal output to the digital audio interface receiver
I
Serial data input from digital audio interface receiver
O
Serial clock output to digital audio interface receiver
O
Serial data output to digital audio interface receiver
-
Ground terminal
-
Power supply pin (+3.3V)
I
Interrupt status signal input from DSP
O
Hold signal output to the serial fl ash
O
System reset signal output to the DSP "L" reset
O
Network: Disable (mute) the ADC
I
SPDIF / IIS NPCM signal input from digital audio interface receiver / HDMI receiver
I
SPDIF / IIS Error signal input from digital audio interface receiver / HDMI receiver
-
Regulator stabilization capacity connecting pin
-
Ground terminal
-
Power supply pin (+3.3V)
O
CEC serial data output to the HDMI connector
O
Chip select signal output to DSP
-
Main Micom Reset port
I
Serial data input from the serial fl ash and DSP
O
Serial data output to the serial fl ash and DSP
O
Serial data transfer clock signal output to the serial fl ash and DSP
O
Video Micom Ext Reset Input Pin
-
Not used
O
IIC data output to the video micom
I
IIC data input from the video micom
-
Selection of micon operation mode (Connect to VSS)
-
Selection of micon operation mode (Connect to VSS)
-
Main oscillator connecting pin
-
Main oscillator connecting pin
-
Ground terminal
-
Power supply pin (+3.3V)
I
Function encoder signal input
O
Latch signal output for FL DISPLAY DRIVER IC
O
Serial data output for FL DISPLAY DRIVER IC
Description
STR-DN840
61

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents