Table of Contents
Advertisement
15
DATO
0
Outputs serial data to SSP.
16
XLTO
falling edge.
CLKO
17
Outputs sertal data transfer clock to SSP.
succession.
TEST
Pin for TEST. Normal used stage
23
Inputs to filter for master PLL.
PC0
0
Outputs of charge pump for master PLL.
VDD
Power supply for digital. (+5V)
Power supply for analog. (OV)
I
Power supply for analog. (+5V)
RF
BIAS
EFM fill swina output. (IL] = VSS, [HI = VDD)
[L]
OFF of asymmetty correction. [H] : ON c4
asymmetly correction.
All manuals and user guides at all-guides.com
GND.
IC361 BU209OF
I
DATA
CLOCK
OUTPUT BUFFER (OPEN DLAIN)
VDD
Advertisement
Table of Contents
