Table of Contents
Advertisement
CQ-ES7880AZ
7 TERMINALS DESCRIPTION
7.1.
Main Block
IC600: C2DBYY000250
Pin
Port
I/O
No.
1 AVDD
- Standard voltage for A/D converter
2 GND
- Ground Terminal
3 ILL-DET
I H: Illumi off; L: Illumi on
4 LAN
-
MUTE
5 VDD
- D/A converter standard voltage
6 MUTE
O H: MUTE ON L: MUTE OFF
7 FAN
- No connection
8 IC/
-
FLMD0
9 VDD0
- Power Supply
10 REGCPU - Regulator
connection and power for when the
regulator stops
11 GND
- Ground Terminal
12 X1
I Oscilllation
4.718MHz
13 X2
O Oscilllation
4.718MHz
14 RESET
I H: Normal L: Reset
15 XT1
I Oscillation terminal (sub) 32.768kHz
16 XT2
- No connection
17 SPEC
-
CHANGE
3
18 Lo-BAT
I H: +B (3.1V or more)
L: +B (less than 3.1V)
19 SW1
- No connection
20 DRST
I On-chip debug terminal
21 NC
- No connection
22 CD-SOM
I CD (IDC) deck serial communication
23 CD-SIM
O CD (IDC) deck serial communication
H: data 1 L: data 0
24 CD-
O CD (IDC) deck serial communication
SCKM
clock output terminal
25 SPEC
-
CHANGE
1
26 NC
- No connection
27 SW3
- No connection
28 BEEP
O BEEP output terminal
29 SPD
I Input terminal from the speed pulse;
1pulse at 1/2548km
30 SPEC
-
CHANGE
2
31 TX+
O AVC-LAN data input terminal
32 TX-
I AVC-LAN data output terminal
33 GND
- Input/output port and GND for the
combined functional terminal
34 VDD
- Input/output port and power for the
combined functional terminal
35 NC
- No connection
36 NC
- No connection
37 LCD-ON
O H: LCD backlight on L: LCD backlight off 3.8 3.8
(PWM)
38 ILL-ON
O H: ILL ON L: ILL OFF
(PWM)
39 DDI
O On-chip Debug terminal
40 DDO
O On-chip Debug terminal
41 DCK
O On-chip Debug terminal
42 DMS
O On-chip debug terminal
Description
FM
AM
(V)
3.5 3.5
0
3.5 3.5
-
-
3.5 3.5
0
-
-
0
3.5 3.5
output;
stable-capacity
2.6 2.6
0
terminal
(main
clock)
1.3 1.3
terminal
(main
clock)
1.3 1.3
3.4 3.4
0
-
-
-
3.4 3.4
-
0
-
0
0
0
-
-
-
-
0
0
-
-
0
0
0
3.5 3.5
-
-
0
0
0
0
0
Pin
Port
I/O
No.
43 DSP-
I/O DSP (SAF7730HV) input/output (H/L)
CD
SDA
(V)
44 DSP-
O DSP (SAF7730HV) input/output (H/L)
SCL
45 WP
I/O DSP (SAF7730HV) input/output (H/L)
0
46 PANEL
-
INFO
-
47 LCD-
O H: Normal; L: LCD when resetting
RESET
48 NC
- No connection
0
49 LCD-CE
O
1
-
50 LCD-
I/O LCD data input/output terminal
0
DATA
51 LCD-OFF O H: LCD on L: LCD off
52 LCD-CLK O LCD driver data clock output
53 NC
- No connection
54 NC
- No connection
0
55 NC
- No connection
56 DOLBY
- No connection
57 DC-DC
O Timer output
OSC
58 ACC-
I H: ACC on; L: ACC off
DET
0
59 RESET
O H: Normally DSP L: DSP RESET
-
DSP
-
60 DSP-INIT I H: INIT completed; L: INIT incomplete
61 +B-DET
I H: +B on L: +B off
62 RSE-
- No connection
MUTE
63 L/R
I H: Left handle L: Right handle
-
64 NC
- No connection
0
65 DIV-SW
I H: Main is fixed L: Diver operation
-
66 TEL-
I H: VOL operation is valid
1.8
MUTE
L: VOL operation is invalid
2.6
67 CD-
O H: Normal L: RESET
RESET
3.4
68 CD-ON
O H: CD deck CPU communication is
possible; L: Not possible
-
69 GND
- Ground for bus interface
(BVSS)
70 VDD
- Power supply for bus interface
-
(BVDD)
-
71 NC
- No connection
0
72 NC
- No connection
0
73 LCD-
I H: With key input data
KEYREQ
L: No key data
-
74 NC
- No connection
75 NC
- No connection
76 FLMD1
I
0
77 NC
- No connection
0
78 NC
- No connection
0
79 NC
- No connection
80 NC
- No connection
81 NC
- No connection
82 NC
- No connection
-
83 NC
- No connection
-
84 PW-
O STBY2 output for power IC (BD4902)
STBY2
85 PW-
O STBY output for power IC (BD4902)
0
STBY
86 PW-
O Latch
0
LATCH
(BD4902)
0
87 PW-SCK O Clock output for power IC (BD4902)
0
88 PW-
O Data output for power IC (BD4902)
0
DATA
6
Description
-
-
-
signal
output
for
power
IC
FM
CD
AM
(V)
(V)
2.7 3.2
2.4 2.9
3.2 3.2
-
-
5.2 5.2
-
-
0
0
0
0
5.2 5.2
5.2 5.2
-
-
-
-
-
-
-
-
1.7 1.7
3.5 3.5
3.5 3.5
3.4 3.4
3.5 3.5
-
-
0
0
-
-
3.2 3.2
3.5 3.5
3.5 3.5
0
3.5
0
3.5
3.5 3.5
-
-
-
-
0
0
-
-
-
-
0
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
3.5 3.5
3.5 3.5
3.5 3.5
0
0
0
0
Advertisement
Table of Contents
