Table of Contents
Advertisement
RX8010 SJ
13.5. Frequency stop detection function
This flag bit indicates the retained status of clock operations or internal data. Its value changes from "0" to "1"
when data loss occurs, such as due to a supply voltage drop. Once this flag bit's value is "1", its value is retained
until a "0" is written to it.This function can not detect voltage down of short time.
During the initial power-on (from 0 V) and if the value of the VLF bit is "1" when the VLF bit is read, be sure to
initialize all registers before using them.
VLF
Write
Read
13.6. FOUT function [clock output function]
The clock signal can be output via the /IRQ1, /IRQ2 pin.
When stopped the /IRQ2 pin output, the pin becomes the Hi-z.
13.6.1. FOUT control register.
Address [h]
1D
Address [h]
32
By a combination of FSEL1,FSEL0, an FOUT outputs 32768Hz and 1024Hz and 1Hz and can stop the output.
13.6.2. FOUT function table.
FOUT output pin layout and select the frequency.
FOPIN1
FOPIN0
0
0
0
1
∗ At the time of the initial power-on, "0" is set to FSEL1, FSEL0.
Note: The effect of STOP bit to FOUT functions.
When STOP = "1", 32768Hz output is possible.
But 1Hz and 1024Hz output is disabled.
Data
0
The VLF is cleared to 0, and waiting for next low voltage detection.
1
It is impossible to write in 1 to VLF.
0
RTC register data are valid.
RTC register data are invalid.
1
Should be initialized of all register data.
VLF is maintained till it is cleared by zero.
Function
bit 7
Extension Register
FSEL1
Function
bit 7
IRQ Control
Output pin
/IRQ2
(CMOS)
/IRQ1
(Open-Drain)
Page − 25
Description
bit 6
bit 5
bit 4
FSEL0
USEL
TE
bit 6
bit 5
bit 4
-
-
-
FSEL1
FSEL0
0
0
0
1
1
0
1
1
0
0
0
1
1
0
1
1
bit 3
bit 2
bit 1
WADA TSEL2 TSEL1 TSEL0
bit 3
bit 2
bit 1
TMPIN
FOPIN1 FOPIN0
output
OFF
1 Hz Output
1024 Hz Output
Don't set it
OFF
1 Hz Output
1024 Hz Output
32768 Hz Output32768 Hz Output
ETM37E-06
bit 0
bit 0
Advertisement
Table of Contents
