Block Diagram - Digital Audio Section (1/2) - Sony STR-ZA5000ES Service Manual

Multi channel av receiver
Hide thumbs Also See for STR-ZA5000ES:
Table of Contents

Advertisement

6-4.

BLOCK DIAGRAM - DIGITAL AUDIO Section (1/2) -

D_AUDIO_SD0, D_AUDIO_SD1,
D_AUDIO_SD2, D_AUDIO_SD3,
D_AUDIO_DSD_R2, D_AUDIO_BCK,
D_AUDIO_LRCK, D_AUDIO_MCK,
D_AUDIO_NONPCM, D_AUDIO_MUTE
D_AUDIO_SD0
>012B
D_AUDIO_SD1
(Page 39)
D_AUDIO_SD2
D_AUDIO_SD3
DSD_AUDIO_DSD_R2
D_AUDIOBCK
D_AUDIO_LRCK
D_AUDIO_MCK
D_AUDIO_NONPCM
D_AUDIO_MUTE
OPTICAL
IN1
RECEIVER
(AUX)
IC2104
OPTICAL
OPTICAL
DIGITAL
IN2
RECEIVER
ASSIGNABLE
(TV)
IC2105
J2100
WAVE
COAXIAL
IN
SHAPER
(BD/DVD)
IC2102
WAVE
ARC_SPDIF
>017B
SHAPER
IC5004
(Page 40)
AD_L
>021B
(Page 43)
STR-ZA5000ES
A/D CONVERTER,
DIGITAL AUDIO INTERFACE RECEIVER
IC2103
6
DATAIN
DATAOUT
16
7
MPIN1
8
MPIN2
MPOUT1 19
9
MPIN3
MPOUT2 20
63
RXIN1
MPOUT3 21
61
RXIN3
MPOUT4 22
4
BCKIN
RXOUT 53
5
LRCKIN
3
MCKIN
BCKOUT 14
12
MPIN6
LRCKOUT 15
11
MPIN5
MCKOUT 13
10
MPIN4
50
RXIN2A
49
RXIN3A
60
RXIN4
ERRF 23
NPCMF 25
62
RXIN2
45
ADINL
R-CH
44
ADINR
31
XOUT
X2100
24.576MHz
32
XIN
XMCK 30
COUNTER
IC2100
39 38
37 36 24 35
D2100
DIR_CKST
124 123
125 119 24
122
12
19
79
13
DSP1
IC2501
93
L/R_IN
L/R OUT
88
99 DIR_IN
SL/SR OUT 87
94 SL/SR_IN
C/SW OUT 86
95 C/SW_IN
SBL/SBR OUT 73
100 SBL/SBR_IN
98 A/D2CH_IN
META_OUT 74
CONTROL_OUT 75
96 BCLK_IN
BCLK_OUT 77
97 LRCK_IN
LRCLK_OUT 76
91 MCLK_IN
CLOCK
CLOCK
SELECTOR
BUFFER
CLKIN 24
IC2506, Q2500
IC2504
135 FLAG1
136 FLAG2
FLAG3 138
SD-RAM
IC2500
16
DATA0 – DATA15
DQ0 – DQ15
A0 – A9,
13
ADDR0 – ADDR9,
A10/AP,
SDA10, ADDR11, ADDR12
A11, A12
SDCLK
159
1 4
38
1 7
CLK
SDCKE
1 3
3
37
4 1
CKE
SDRAS
172
1 6
18
4 0
RAS
SDCAS
175
1 5
3 9
17
CAS
SDWE
171
1 4
1 7
16
WE
ADDR17
32
1 3
4 1
20
BA0
ADDR18
1 6
35
21
4 0
BA1
MS0
1 5
2
19
3 9
CS
SDDQM
1 5
1
3 9 1 5
LDQM
3 9 3 9
UDQM
SERIAL FLASH
IC2502
39 38
14 40 43
42
134
173
2 5 6 1 7
16 17
18 14
99
15
23
143
MAIN SYSTEM CONTROLLER
IC8002 (1/7)
41
41
DSP2
IC2601
L/R2 OUT
94
Chset#1_IN
L/R2 OUT
88
SL/SR2 OUT
95 Chset#2_IN
SL/SR2 OUT 87
C/SW2 OUT
96 Chset#3_IN
C/SW2 OUT 86
ZONE_L/R2 OUT
101 Chset#4_IN
REC_OUT 89
L/R_EX1_OUT
L/R_EX1_OUT 73
L/R_EX2_OUT
100 META_IN
L/R_EX2_OUT 74
L/R_EX3_OUT
99 CONTROL_IN
L/R_EX3_OUT 75
BCLK2_OUT
97 BCLK_IN
BCLK_OUT 77
LRCLK2_OUT
98 LRCK_IN
LRCLK_OUT 76
92 MCLK_IN
X2500
25MHz
24 CLK_IN
135 FLAG1
136 FLAG2
FLAG3 138
SD-RAM
IC2600
16
DATA0 – DATA15
DQ0 – DQ15
A0 – A9,
13
ADDR0 – ADDR9,
A10/AP,
SDA10, ADDR11, ADDR12
A11, A12
SDCLK
159
1 4
1 7
38
CLK
SDCKE
1 3
3
4 1
37
CKE
SDRAS
172
1 6
18
4 0
RAS
SDCAS
175
1 5
17
3 9
CAS
SDWE
171
1 4
1 7
16
WE
ADDR17
32
1 3
20
4 1
BA0
ADDR18
35
1 6
21
4 0
BA1
MS0
1 5
2
19
3 9
CS
SDDQM
1 5
1
3 9 1 5
LDQM
3 9 3 9
UDQM
SERIAL FLASH
IC2602
39 38
14 40 43
42
134
173
2 5 6 1 7
26 27
28 29
8
30
31
STR-ZA5000ES
L/R2 OUT, SL/SR2 OUT, C/SW2 OUT,
ZONE_L/R2 OUT, L/R_EX1_OUT, L/R_EX2_OUT,
L/R_EX3_OUT, BCLK2_OUT, LRCLK2_OUT
>022B
(Page 42)
R-ch is omitted due to same as L-ch.
SIGNAL PATH
: AUDIO
D_AUDIO_MUTE, SPDIF_ZONE,
MCLK, DIR_ERRF, DSP3_CLK,
DSP2_ERROR, XMCK, DIR_CKST
>023B
(Page 42)
DSP2_ERROR
XMCK, DIR_CKST
>024B
(Page 43)
11

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents